Assignment 2 VLSI Design

Amit Kumar,16D070034

October 13, 2019

Q-1

Assume that the delay of some common gates (inclusive of parasitic delay) is as given below:

- Inverter 100 ps
- NAND gate 150 ps
- NOR gate 150 ps
- **A+B.C** 200 ps
- **Tiny XOR** 200 ps

32-bit logarithmic adder using Brent-Kung architecture




Figure 1: 32-bit Brent-Kung adder

Common Gates implementation in VHDL

```
library std;
3 use std.standard.all;
6 library ieee;
7 use ieee.std_logic_1164.all;
8 entity Inverter is
  port (a: in std_logic;
          b: out std_logic);
10
11 end entity Inverter;
12 architecture Behave of Inverter is
13 begin
    b <= not a after 100ps; ----Delay of Iinverter gate
   end Behave;
15
16
17
18
19 library ieee;
use ieee.std_logic_1164.all;
21 entity NOR_2 is
   port (a, b: in std_logic;
```

```
c: out std_logic);
23
24 end entity NOR_2;
   architecture Behave of NOR_2 is
    c <= not(a or b) after 150ps; ----Delay of NOR gate</pre>
27
   end Behave;
28
29
    ______
30
31
   library ieee;
32
  use ieee.std_logic_1164.all;
33
   entity NAND_2 is
34
     port (a, b: in std_logic;
35
           c: out std_logic);
36
   end entity NAND_2;
37
   architecture Behave of NAND_2 is
38
   begin
39
     c <= not (a and b) after 150ps; ----Delay of NAND gate
40
  end Behave;
42
44
  library ieee;
45
use ieee.std_logic_1164.all;
   entity tinyXOR is
     port (a, b: in std_logic;
48
          c: out std_logic);
49
  end entity tinyXOR;
50
   architecture Behave of tinyXOR is
51
  begin
52
     c <= (a xor b) after 200ps; ----Delay of Tiny_XOR gate</pre>
53
  end Behave;
55
56
57
   library ieee;
58
59
   use ieee.std_logic_1164.all;
  entity Custom is
   port (a, b, c : in std_logic;
61
           d: out std_logic);
63 end entity Custom;
64 architecture Behave of Custom is
65 begin
   d <= not(a or (b and c)) after 200ps;</pre>
67 end Behave;
```

69 -----

Pre-Processing Stage

68

In this stage we compute, the generate and propagate signals which are then used to generate carry input of each adder.

A and B are inputs.

These signals are given by the equation 1 & 2.

$$P_i = A_i \oplus B_i \tag{1}$$

$$G_i = A_i \cdot B_i \tag{2}$$

```
library std;
  use std.standard.all;
  -----Delay 200ps-----
  library ieee;
  use ieee.std_logic_1164.all;
10
  entity P_{gen} is
11
       port( x,y: in std_logic ;
12
        p : out std_logic) ;
13
  end entity P_gen;
14
15
  architecture behave of P_gen is
16
      component tinyXOR is
17
   port (a, b: in std_logic;
18
       c: out std_logic);
19
    end component tinyXOR;
20
21
22
23
  propagation_generator: tinyXOR port map(a => x, b => y , c => p );
24
25
26
27
  28
  -----Delay 250ps-----
```

```
library ieee;
30
    use ieee.std_logic_1164.all;
31
32
    entity G_gen is
33
            port( x,y: in std_logic ;
34
                g : out std_logic) ;
35
    end entity G_gen;
36
37
    architecture behave of G_gen is
38
39
    signal gbar : std_logic;
40
            component NAND_2 is
41
       port (a, b: in std_logic;
42
             c: out std_logic);
43
       end component NAND_2;
44
45
            component Inverter is
46
       port (a: in std_logic;
47
             b: out std_logic);
48
       end component Inverter;
49
50
51
    begin
52
53
    Carry_Generation: Nand_2 port map(a => x, b => y , c=> gbar);
54
    inv: Inverter port map(a => gbar, b => g);
55
56
    end behave;
57
```

Carry generation network

In this stage carries corresponding to each bit is calculated. Execution is done in parallelly and after the computation of carries they are divided into smaller pieces.

Carry operator (**GroupPG**) contain two AND gates, one OR gate. It uses propagate and generate as intermediate signals which are given by the equations 3 & 4.

$$P_{i:k} = P_{i:k} \oplus P_{j-1:k} \tag{3}$$

$$G_{i:k} = G_{i:k} + G_{j-1:k} \cdot P_{i:j} \tag{4}$$

```
library std;
  use std.standard.all;
  -----Delay 200ps-----
  library ieee;
  use ieee.std_logic_1164.all;
10
  entity P_gen is
11
        port( x,y: in std_logic ;
12
13
          p : out std_logic) ;
  end entity P_gen;
14
15
  architecture behave of P_gen is
16
        component tinyXOR is
17
    port (a, b: in std_logic;
18
        c: out std_logic);
19
    end component tinyXOR;
20
21
22
  begin
23
  propagation_generator: tinyXOR port map(a => x, b => y , c => p );
24
25
  end behave;
26
                  _____
27
  28
          -----Delay 250ps-----
29
  library ieee;
30
  use ieee.std_logic_1164.all;
31
  ______
32
  entity G_gen is
33
        port( x,y: in std_logic ;
34
          g : out std_logic) ;
35
  end entity G_gen;
36
37
  architecture behave of G_gen is
38
  signal gbar : std_logic;
39
40
        component NAND_2 is
41
    port (a, b: in std_logic;
42
        c: out std_logic);
43
    end component NAND_2;
44
```

```
45
           component Inverter is
      port (a: in std_logic;
47
            b: out std_logic);
48
      end component Inverter;
49
50
51
   begin
52
53
   Carry_Generation: Nand_2 port map(a => x, b => y , c=> gbar);
54
   inv: Inverter port map(a => gbar, b => g);
55
56
   end behave;
57
58
    -----Basic Cell for Bent-Kung-----
   library ieee;
60
   use ieee.std_logic_1164.all;
61
62
   entity groupPG is
63
           port( g1,p1,g2,p2: in std_logic ;
64
              gout,pout : out std_logic) ;
65
   end entity groupPG;
66
67
   architecture behave of groupPG is
68
           signal gbar,pbar : std_logic;
69
70
           component NAND_2 is
71
      port (a, b: in std_logic;
72
            c: out std_logic);
73
      end component NAND_2;
74
75
           component Inverter is
76
      port (a: in std_logic;
77
            b: out std_logic);
78
      end component Inverter;
79
            component Custom is
81
      port (a, b, c : in std_logic;
82
            d: out std_logic);
83
      end component Custom;
84
85
86
87
   begin
   g_new: Custom port map(a => g2, b =>g1, c => p2, d => gbar ); -----g2+ g1*p2
88
   inv1: Inverter port map(a => gbar, b => gout);
                                                          --Delay 300ps
```

```
90
91 p_new: Nand_2 port map(a => p1, b => p2, c=> pbar);
92 inv2: Inverter port map(a => pbar, b => pout); --Delay 250ps
93
94 end behave;
```




Figure 2: GroupPG block

16-Bit Brent-Kung group PG generation

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
6
   entity BK16Bit is
     port (a,b : in std_logic_vector(15 downto 0);
           g_sig,p_sig: out std_logic_vector(15 downto 0 );
10
                      p_vec: out std_logic_vector(15 downto 0 )
11
                      );
12
   end entity BK16Bit;
13
14
   architecture Behave of BK16Bit is
15
  signal g0,p0 ,gout,pout : std_logic_vector(15 downto 0) ;
17
   signal gs1,ps1 : std_logic_vector(7 downto 0);
```

```
signal gs2,ps2 : std_logic_vector(3 downto 0) ;
19
            signal gs3,ps3 : std_logic_vector(1 downto 0) ;
            signal gs4,ps4 : std_logic_vector(1 downto 0);
            signal gs5,ps5 : std_logic_vector(2 downto 0) ;
23
            component P_gen is
24
                                      port( x,y: in std_logic ;
25
                                                p : out std_logic) ;
26
            end component P_gen;
27
28
            component G_gen is
29
                                      port( x,y: in std_logic ;
30
                                                g : out std_logic) ;
31
            end component G_gen;
32
33
            component groupPG is
34
                                      port( g1,p1,g2,p2: in std_logic ;
35
                                                gout,pout : out std_logic) ;
36
37
            end component groupPG;
38
            begin
39
40
                         ----- P and G generation -----
41
               loop1: for i in 0 to 15 generate
42
43
                   propagation1: P_gen port map (x => a(i), y => b(i), p => p0(i));
44
                   generation1 : G_gen port map (x => a(i), y => b(i), g => g0(i));
45
                end generate loop1;
46
47
48
                ----- Groop PG Generation using Parallel Prefix for 16-bit Brent-Kung -----
49
                ----Stage 1
50
               loop2: for i in 0 to 7 generate
51
52
                   propagation_after_stage1: groupPG port map ( g1 \Rightarrow g0(2*i) , p1 \Rightarrow p0(2*i) , g2 \Rightarrow g0(2*i+1),
53
54
                end generate loop2;
55
                ----Stage 2
56
               loop3: for i in 0 to 3 generate
57
58
                   propagation\_after\_stage2: \ groupPG \ port \ map \ ( \ g1 \Rightarrow gs1(2*i) \ , \ p1 \Rightarrow ps1(2*i) \ , \ g2 \Rightarrow gs1(2*i+1) \ , \ g2 \Rightarrow gs1(2*i+1) \ , \ g3 \Rightarrow gs1(2*i+1) \ , \ g4 \Rightarrow gs1(2*i+1) \ , \ g5 \Rightarrow gs1(2*i+1) \ , \ g6 \Rightarrow gs1(2*i+1) \ , \ g7 \Rightarrow gs1(2*i+1) \ , \ g8 \Rightarrow gs1(2*i+
59
60
                end generate loop3;
61
                 ----Stage 3
62
                loop4: for i in 0 to 1 generate
```

```
64
       propagation\_after\_stage3: \ groupPG \ port \ map \ ( \ g1 \Rightarrow gs2(2*i) \ , \ p1 \Rightarrow ps2(2*i) \ , \ g2 \Rightarrow gs2(2*i+1) \ )
      end generate loop4;
66
67
     ----Stage 4
68
69
      propagation_after_stage4_1: groupPG port map ( g1 \Rightarrow gs3(0) , p1 \Rightarrow ps3(0) , g2 \Rightarrow gs3(1), p2 \Rightarrow gs3(1)
70
      propagation_after_stage4_0: groupPG port map ( g1 \Rightarrow gs3(0) , p1 \Rightarrow ps3(0) , g2 \Rightarrow gs2(2), p2 \Rightarrow gs2(2)
71
72
      ----Stage 5
73
      propagation_after_stage5_2: groupPG port map ( g2 \Rightarrow gs1(6) , p2 \Rightarrow ps1(6) , g1 \Rightarrow gs4(0), p1 \Rightarrow gs4(0)
74
      propagation_after_stage5_1: groupPG port map ( g2 \Rightarrow gs1(4) , p2 \Rightarrow ps1(4) , g1 \Rightarrow gs3(0), p1 \Rightarrow gs3(0)
75
      propagation_after_stage5_0: groupPG port map ( g2 \Rightarrow gs1(2) , p2 \Rightarrow ps1(2) , g1 \Rightarrow gs2(0), p1 \Rightarrow gs2(0)
76
77
      ----Allocating odd carries for using in even carries
    gout(15) <= gs4(1);
79
     gout(13) \le gs5(2);
     gout(11) <= gs4(0);
81
     gout(9) \leq gs5(1);
     gout(7) \le gs3(0);
83
     gout(5) <= gs5(0);
84
     gout(3) \le gs2(0);
85
    gout(1) <= gs1(0);
86
     gout(0) \le g0(0); --first carry
88
    pout(0) <= p0(0); --first carry</pre>
89
90
91 pout(15) <= ps4(1);
     pout(13) \le ps5(2);
92
    pout(11) <= ps4(0);
    pout(9) <= ps5(1);
94
    pout(7) <= ps3(0);
    pout(5) <= ps5(0);</pre>
96
    pout(3) <= ps2(0);
    pout(1) <= ps1(0);
98
     ----Stage 6
100
      loop5: for i in 1 to 7 generate
101
102
       propagation_after_stage6: groupPG port map ( g1 => gout(2*i-1) , p1 => pout(2*i-i) , g2 => g0(
103
104
      end generate loop5;
105
      g_sig <= gout ;</pre>
106
      p_sig <= pout ;</pre>
107
      p_vec \le p0;
```

32-Bit Brent-Kung group PG generation

```
library std;
    use std.standard.all;
3
    library ieee;
    use ieee.std_logic_1164.all;
    entity BK32Bit is
      port (a,b : in std_logic_vector(31 downto 0);
9
             cout: out std_logic_vector(31 downto 0 );
                        pi: out std_logic_vector(31 downto 0 )
                                                                        --just simple p not group p
11
                       );
12
    end entity BK32Bit;
13
14
   architecture Behave of BK32Bit is
15
    signal g,p : std_logic_vector(31 downto 0);
16
    --signal temp1, temp2, temp3, temp4, temp5, temp6 : std_logic ;
^{17}
18
    component BK16Bit is
19
      port (a,b : in std_logic_vector(15 downto 0);
20
             g_sig,p_sig: out std_logic_vector(15 downto 0 );
21
                        p_vec: out std_logic_vector(15 downto 0 )
22
                       );
23
    end component BK16Bit;
24
25
    component MSB16Bit is
26
      port (a,b : in std_logic_vector(15 downto 0);
27
             g15,p15: in std_logic ;
28
             g_sig,p_sig: out std_logic_vector(15 downto 0 );
29
                        p_vec: out std_logic_vector(15 downto 0 )
30
31
    end component MSB16Bit;
32
33
    component groupPG is
34
            port( g1,p1,g2,p2: in std_logic ;
35
                gout,pout : out std_logic) ;
36
    end component groupPG;
37
38
    begin
39
      LSB16_carry: BK16Bit port map ( a \Rightarrow a(15 \text{ downto } 0) , b \Rightarrow b(15 \text{ downto } 0), g\_sig \Rightarrow g(15 \text{ downto } 0)
```

```
41    cout(15 downto 0) <= g(15 downto 0) ;
42
43
44    MSB16_carry: MSB16Bit port map ( a => a(31 downto 16), b => b(31 downto 16),g15 => g(15) , p15
45    cout(31 downto 16) <= g(31 downto 16);
46
47
48    end Behave;</pre>
```

32-Bit Final Brent-Kung adder (post-processing)

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity BKadder is
      port (a,b : in std_logic_vector(31 downto 0);
9
            sum: out std_logic_vector(31 downto 0 )
10
                     -- cout: out std_logic
11
12
   end entity BKadder;
13
   architecture Behave of BKadder is
15
16
   signal ci,pi : std_logic_vector(31 downto 0) ;
17
            component tinyXOR is
19
      port (a, b: in std_logic;
20
             c: out std_logic);
21
       end component tinyXOR;
23
    component BK32Bit is
24
      port (a,b : in std_logic_vector(31 downto 0);
25
            cout: out std_logic_vector(31 downto 0 );
26
                      pi: out std_logic_vector(31 downto 0 )
27
                      );
28
   end component BK32Bit;
^{29}
30
   begin
31
32
    carry_generatetion_stage: BK32Bit port map ( a => a , b => b , cout => ci, pi => pi ) ;
```

```
34
35    loop1: for i in 1 to 31 generate
36    begin
37    sum_bits: tinyXOR port map ( a => pi(i), b => ci(i-1) , c => sum(i) );
38    end generate loop1;
39
40    sum0: tinyXOR port map ( a => a(0), b => b(0) , c => sum(0) );
41
42    end Behave;
```

Tracefile generation for testbench and testing

```
import random
f = open("tracefile.txt", "a+")
for i in range(50000):
    a = random.randint(1,2147483648)
    b = random.randint(1,2147483648)
    f.write("{:032b}".format(a)+"{:032b}".format(b)+" "+"{:032b}".format(a+b)+" "+"{:032b}".format(4294967295)+'\n')
```

```
e: A bench
      # Start time: 07:07:48 on Oct 13,2019
rc
      # Loading std.standard
rc
      # Loading std.textio(body)
rc
      # Loading ieee.std_logic_1164(body)
ď
      # Loading work.testbench(behave)
ď
      # Loading work.dut(dutwrap)
      # Loading work.bkadder(behave)
30
      # Loading work.bk32bit(behave)
30
      # Loading work.bk16bit(behave)
      # Loading work.p_gen(behave)
      # Loading work.tinyxor(behave)
      # Loading work.g_gen(behave)
      # Loading work.nand_2(behave)
      # Loading work.inverter(behave)
      # Loading work.grouppg(behave)
      # Loading work.custom(behave)
      # Loading work.msb16bit(behave)
     # add wave *
      # view structure
      # .main_pane.structure.interior.cs.body.struct
      # .main_pane.objects.interior.cs.body.tree
      # run -all
       ** Note: SUCCESS, all tests passed.
           Time: 1 ms Iteration: 0 Instance: /testbench
```

Figure 3: Simulation result with 50000 test cases

Critical Path and timing analysis

Critical path is the longest delay path and in our case it the path by the carry of **30th** $\mathbf{bit}(G_{30})$ is generated and the figure is shown below.




Figure 4: Critical Path

Here Black dots are my Brent-kung cell for P,G generation in carry generation stage which take **300ps** (Custom + Inverter).

So total time taken in carry generation is $11 \times 300 = 3300 ps$

Time taken in pre-processing stage in intial p,g generation (nand + Inverter) is 150 + 100 = 250 pss

Finally, time taken in **sum bits generation** (post-processing stage) is one xor which is **200 ps**.

Hence the time which we guarantee that the addition will be complete = 3300 + 250 + 200 = 3750 ps




Figure 5: Delay of Critical Path