Assignment 3 VLSI Design

Amit Kumar, 16D070034

October 31, 2019

Q-1

Assume that the delay of some common gates (inclusive of parasitic delay) is as given below:

- Inverter 100 ps
- NAND gate 150 ps
- NOR gate 150 ps
- **A+B.C** 200 ps
- Tiny XOR 200 ps
- Half Adder (carry) 250 ps
- Half Adder (sum) 200 ps
- Full Adder (carry) 400 ps
- Full Adder (sum) 400 ps

16x16 bit Multiplier using Dadda Architecture




Figure 1: 16 x 16 bit Dadda Multiplier

Common Gates implementation in VHDL

```
_____
  library std;
  use std.standard.all;
6 library ieee;
7 use ieee.std_logic_1164.all;
  entity Inverter is
   port (a: in std_logic;
9
           b: out std_logic);
11 end entity Inverter;
  architecture Behave of Inverter is
  begin
13
    b <= not a after 100ps; ----Delay of Iinverter gate
14
  end Behave;
15
16
17
18
19 library ieee;
  use ieee.std_logic_1164.all;
20
21 entity NOR_2 is
  port (a, b: in std_logic;
22
    c: out std_logic);
23
  end entity NOR_2;
24
  architecture Behave of NOR_2 is
26
    c <= not(a or b) after 150ps; ----Delay of NOR gate</pre>
  end Behave;
28
29
   ______
30
31
32 library ieee;
 use ieee.std_logic_1164.all;
33
34 entity NAND_2 is
   port (a, b: in std_logic;
35
          c: out std_logic);
36
  end entity NAND_2;
37
  architecture Behave of NAND_2 is
38
   begin
39
    c <= not (a and b) after 150ps;</pre>
                                  ----Delay of NAND gate
41 end Behave;
```

```
44
   library ieee;
   use ieee.std_logic_1164.all;
   entity tinyXOR is
     port (a, b: in std_logic;
48
            c: out std_logic);
49
   end entity tinyXOR;
50
   architecture Behave of tinyXOR is
51
52
     c <= (a xor b) after 200ps; ----Delay of Tiny_XOR gate</pre>
53
   end Behave;
54
55
56
57
   library ieee;
   use ieee.std_logic_1164.all;
59
   entity Custom is
     port (a, b, c : in std_logic;
61
             d: out std_logic);
   end entity Custom;
63
   architecture Behave of Custom is
64
   begin
65
     d <= not(a or (b and c)) after 200ps;</pre>
   end Behave;
67
68
69
```

Half Adder and full adder in VHDL

Half Adder

$$Sum_{HA} = A_i \oplus B_i \tag{1}$$

$$Carry_{HA} = A_i \cdot B_i \tag{2}$$

Full Adder

$$Sum_{FA} = A_i \oplus B_i \oplus C_{in} \tag{3}$$

$$Carry_{FA} = A_i \cdot B_i + C_{in}(A+B) \tag{4}$$

```
2
   library ieee;
4 use ieee.std_logic_1164.all;
5 entity HA_sum is
    port (a, b: in std_logic;
     c: out std_logic);
7
   end entity HA_sum;
9 architecture Behave of HA_sum is
10 begin
     c <= (a xor b) after 200ps; ----Delay of HA_sum gate
  end Behave;
13
14
15
16 library ieee;
use ieee.std_logic_1164.all;
18 entity HA_carry is
19
   port (a, b: in std_logic;
           c: out std_logic);
20
  end entity HA_carry;
21
   architecture Behave of HA_carry is
22
   begin
23
     c <= (a and b) after 250ps; ----Delay of HA_carry gate
   end Behave;
25
27
28
29
   library ieee;
30
use ieee.std_logic_1164.all;
   entity FA_carry is
32
    port (a, b, c: in std_logic;
33
           d: out std_logic);
34
  end entity FA_carry;
35
   architecture Behave of FA_carry is
36
   begin
37
     d \le ((a and b) or (c and (a or b))) after 400ps; -----Delay of FA_carry gate
38
   end Behave;
40
41
42
44 library ieee;
```

```
use ieee.std_logic_1164.all;
45
   entity FA_sum is
     port (a, b, c: in std_logic;
47
           d: out std_logic);
  end entity FA_sum;
49
   architecture Behave of FA_sum is
50
   begin
51
     d \le ((not a) and (not b) and c)
52
       or ((not a) and b and (not c))
53
       or (a and (not b) and (not c))
54
           or (a
                    and b \, and c
                                             ) after 400ps; ----Delay of FA_sum gate
55
56 end Behave;
```

Dadda Stages network

```
_____
2 library std;
 use std.standard.all;
6 library ieee;
7 use ieee.std_logic_1164.all;
   entity Dadda is
9
     port (a,b: in std_logic_vector(15 downto 0);
           prod1,prod2: out std_logic_vector(31 downto 0)
10
                         );
11
  end entity Dadda;
12
13
14 architecture Behave of Dadda is
15
   signal s0,s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,s12,s13,s14,s15 : std_logic_vector(15 downto 0) ;
16
   --signal s5_1_29, temp1, temp2 : std_logic ;
17
signal s1_1 : std_logic_vector(30 downto 0)
signal s1_2 : std_logic_vector(29 downto 1)
  signal s1_3 : std_logic_vector(28 downto 2)
signal s1_4 : std_logic_vector(27 downto 3)
signal s1_5 : std_logic_vector(26 downto 4)
signal s1_6 : std_logic_vector(25 downto 5)
   signal s1_7 : std_logic_vector(24 downto 6)
24
signal s1_8 : std_logic_vector(23 downto 7)
signal s1_9 : std_logic_vector(22 downto 8)
signal s1_10 : std_logic_vector(21 downto 9)
28 signal s1_11 : std_logic_vector(20 downto 10) ;
```

```
signal s1_12 : std_logic_vector(19 downto 11) ;
29
   signal s1_13 : std_logic_vector(19 downto 12) ;
30
31
32
   signal s2_1 : std_logic_vector(30 downto 0)
33
   signal s2_2 : std_logic_vector(29 downto 1)
34
   signal s2_3 : std_logic_vector(28 downto 2)
35
   signal s2_4 : std_logic_vector(27 downto 3)
36
   signal s2_5 : std_logic_vector(26 downto 4)
37
   signal s2_6 : std_logic_vector(25 downto 5)
38
   signal s2_7 : std_logic_vector(24 downto 6)
39
   signal s2_8 : std_logic_vector(23 downto 7)
40
   signal s2_9 : std_logic_vector(23 downto 8)
41
42
43
   signal s3_1 : std_logic_vector(30 downto 0)
44
                : std_logic_vector(29 downto 1)
   signal s3_2
   signal s3_3 : std_logic_vector(28 downto 2)
46
   signal s3_4 : std_logic_vector(27 downto 3)
   signal s3_5 : std_logic_vector(26 downto 4)
48
   signal s3_6 : std_logic_vector(26 downto 5)
49
50
51
   signal s4_1 : std_logic_vector(30 downto 0)
52
   signal s4_2 : std_logic_vector(29 downto 1)
53
   signal s4_3 : std_logic_vector(28 downto 2)
54
   signal s4_4 : std_logic_vector(28 downto 3)
55
56
57
   signal s5_1 : std_logic_vector(30 downto 0)
58
   signal s5_2 : std_logic_vector(29 downto 1)
59
   signal s5_3 : std_logic_vector(29 downto 2)
60
61
   signal s6_1 : std_logic_vector(30 downto 0)
62
   signal s6_2 : std_logic_vector(30 downto 1)
63
64
65
    -----Components-----
66
   component and16 is
67
     port (a: in std_logic_vector(15 downto 0);
68
69
            b: in std_logic;
70
                      c: out std_logic_vector(15 downto 0)
                      );
71
   end component and16;
72
```

73

```
component FA_sum is
74
       port (a, b, c: in std_logic;
75
               d: out std_logic);
76
     end component FA_sum;
77
78
     component FA_carry is
79
       port (a, b, c: in std_logic;
80
             d: out std_logic);
81
     end component FA_carry;
82
83
84
     component HA_carry is
85
       port (a, b: in std_logic;
86
               c: out std_logic);
87
     end component HA_carry;
88
89
     component HA_sum is
90
       port (a, b: in std_logic;
91
92
             c: out std_logic);
     end component HA_sum;
93
94
95
     begin
96
97
     ----Stage 0
98
     ----Creating all partial products for stage O
99
100
    s_01: and 16 port map ( a => a, b => b(0) , c => s0)
101
     s_02: and 16 port map ( a \Rightarrow a, b \Rightarrow b(1)
                                                     , c => s1)
102
    s_03: and 16 port map ( a => a, b => b(2)
                                                     , c => s2)
    s_04: and 16 port map ( a => a, b => b(3)
104
                                                     , c => s3)
    s_05: and 16 port map ( a \Rightarrow a, b \Rightarrow b(4)
                                                     , c => s4)
105
    s_06: and 16 port map ( a => a, b => b(5)
                                                     , c => s5)
106
    s_07: and 16 port map (a => a, b => b(6)
                                                     , c => s6)
107
     s_08: and 16 port map (a => a, b => b(7)
                                                     , c => s7)
108
     s_09: and 16 port map ( a \Rightarrow a, b \Rightarrow b(8)
109
                                                     , c => s8)
                                                     , c => s9)
110
     s_10: and 16 port map (a => a, b => b(9)
     s_11: and 16 port map ( a => a, b => b(10) , c => s10) ;
     s_12: and 16 port map ( a \Rightarrow a, b \Rightarrow b(11) , c \Rightarrow s11)
112
     s_13: and 16 port map ( a \Rightarrow a, b \Rightarrow b(12) , c \Rightarrow s12)
    s_14: and 16 port map ( a => a, b => b(13) , c => s13) ;
114
    s_15: and 16 port map ( a \Rightarrow a, b \Rightarrow b(14) , c \Rightarrow s14);
    s_16: and 16 port map ( a => a, b => b(15), c => s15);
116
117
118
```

```
119
120
    -----Stage 1 Row 1 -----
121
122
       loop1: for i in 0 to 12 generate
123
     begin
124
        s1_1(i) \le s0(i);
125
     end generate loop1;
126
127
    S1_1_13 : HA_sum port map (a => s0(13),b => s1(12),c => s1_1(13))
128
    S1_1_14 : FA_sum port map (a => s0(14),b => s1(13),c => s2(12), d => s1_1(14));
129
    S1_1_15 : FA_{sum} \text{ port map } (a \Rightarrow s0(15), b \Rightarrow s1(14), c \Rightarrow s2(13), d \Rightarrow s1_1(15));
130
    S1_1_16 : FA_{sum} \text{ port map } (a \Rightarrow s1(15), b \Rightarrow s2(14), c \Rightarrow s3(13), d \Rightarrow s1_1(16));
131
    S1_1_17 : FA_sum port map (a => s2(15),b => s3(14),c => s4(13), d => s1_1(17));
132
    S1_1_18 : FA_sum port map (a => s3(15),b => s4(14),c => s5(13), d => s1_1(18));
133
134
   s1_1(19) <= s4(15)
135
    s1_1(20) \le s5(15)
136
    s1_1(21) \le s6(15)
    s1_1(22) \le s7(15)
138
    s1_1(23) \le s8(15)
139
    s1_1(24) \le s9(15)
140
    s1_1(25) \le s10(15);
141
    s1_1(26) \le s11(15);
142
    s1_1(27) <= s12(15)
143
    s1_1(28) \le s13(15);
144
    s1_1(29) \le s14(15);
145
    s1_1(30) \le s15(15);
146
147
    -----Stage 1 Row 2-----
148
149
    loop2: for i in 1 to 12 generate
150
    begin
151
      s1_2(i) \le s1(i-1);
152
    end generate loop2;
153
154
155
    s1_2(13) \le s2(11);
156
157
158
    S1_2_14 : HA_carry port map (a => s0(13),b => s1(12),c => s1_2(14))
159
160
   S1_2_15 : FA_{carry} \text{ port map (a => } s0(14),b => s1(13),c => s2(12),d => s1_2(15));
   s1_2_16 : FA_{carry} port map (a => s0(15),b => s1(14),c => s2(13), d => s1_2(16));
161
    S1_2_17 : FA_{carry} port map (a => s1(15),b => s2(14),c => s3(13), d => s1_2(17));
162
   S1_2_18 : FA_carry port map (a => s2(15),b => s3(14),c => s4(13), d => s1_2(18));
```

```
S1_2_{19} : FA_{carry} \text{ port map (a => } s3(15), b => s4(14), c => s5(13), d => s1_2(19));
165
166
    s1_2(20) \le s6(14)
167
    s1_2(21) \le s7(14)
168
    s1_2(22) <= s8(14)
169
    s1_2(23) \le s9(14)
170
    s1_2(24) \le s10(14);
171
    s1_2(25) \le s11(14);
172
173
    s1_2(26) \le s12(14);
    s1_2(27) \le s13(14);
174
    s1_2(28) \le s14(14);
175
    s1_2(29) \le s15(14);
176
177
    -----Stage 1 Row 3-----
178
179
    loop3: for i in 2 to 12 generate
180
    begin
181
      s1_3(i) \le s2(i-2);
182
    end generate loop3;
183
184
185
    s1_3(13) \le s3(10);
186
187
    S1_3_14 : HA_sum port map (a => s3(11),b => s4(10),c => s1_3(14))
188
    S1_3_15 : FA_sum port map (a => s3(12),b => s4(11),c => s5(10), d => s1_3(15));
189
    S1_3_16 : FA_{sum} \text{ port map } (a \Rightarrow s4(12), b \Rightarrow s1(11), c \Rightarrow s6(10), d \Rightarrow s1_3(16));
190
    S1_3_17 : FA_sum port map (a => s5(12),b => s6(11),c => s7(10), d => s1_3(17));
191
192
    s1_3(18) \le s6(12)
193
    s1_3(19) \le s5(14)
194
195
    s1_3(20) \le s7(13)
196
    s1_3(21) \le s8(13)
197
    s1_3(22) \le s9(13)
198
    s1_3(23) \le s10(13);
199
    s1_3(24) \le s11(13);
200
    s1_3(25) \le s12(13);
    s1_3(26) \le s13(13);
202
    s1_3(27) \le s14(13);
203
    s1_3(28) \le s15(13);
204
205
    -----Stage 1 Row 4 -----
206
207
   loop4: for i in 3 to 12 generate
208
```

```
begin
209
      s1_4(i) \le s3(i-3);
210
    end generate loop4;
211
212
    s1_4(13) \le s4(9);
213
    s1_4(14) \ll s5(9);
214
215
    S1_4_15 : HA_{carry} port map (a => s3(11),b => s4(10),c => s1_4(15))
216
    S1_4_16: FA_carry port map (a => s3(12),b => s4(11),c => s5(10), d => s1_4(16));
217
    S1_4_17 : FA_{carry} port map (a => s4(12),b => s1(11),c => s6(10), d => s1_4(17));
218
    S1_4_18 : FA_{carry} port map (a => s5(12),b => s6(11),c => s7(10), d => s1_4(18));
219
220
    s1_4(19) \le s6(13);
221
222
    s1_4(20) <= s8(12)
223
    s1_4(21) \le s9(12)
224
    s1_4(22) \le s10(12);
225
    s1_4(23) \le s11(12);
226
    s1_4(24) \le s12(12);
    s1_4(25) \le s13(12);
228
    s1_4(26) \le s14(12);
229
    s1_4(27) \le s15(12);
230
^{231}
    -----Stage 1 Row 5 -----
232
233
    loopz4: for i in 4 to 12 generate
234
    begin
^{235}
      s1_5(i) \le s4(i-4);
236
    end generate loopz4;
237
238
    s1_5(13) \le s5(8);
239
    s1_5(14) \le s6(8);
240
241
    S1_5_15 : HA_sum port map (a => s6(9),b => s7(8),c => s1_5(15));
^{242}
    S1_5_16 : HA_sum port map (a => s7(9), b => s8(8), c => s1_5(16)) ;
243
244
245
    s1_5(17) \le s8(9)
    s1_5(18) \le s7(11)
    s1_5(19) \le s7(12)
247
^{248}
    s1_5(20) \le s9(11)
249
    s1_5(21) \le s10(11);
    s1_5(22) \le s11(11);
251
    s1_5(23) \le s12(11);
252
   s1_5(24) \le s13(11);
```

```
s1_5(25) \le s14(11);
254
    s1_5(26) \le s15(11);
255
256
    -----Stage 1 Row 6 -----
257
    loop5: for i in 5 to 12 generate
258
    begin
259
      s1_6(i) \le s5(i-5);
260
    end generate loop5;
261
262
263
    s1_6(13) \le s6(7)
    s1_6(14) \ll s7(7)
264
    s1_6(15) \le s8(7)
265
266
    S1_6_16 : HA_carry port map (a => s6(9),b => s7(8),c => s1_6(16)) ;
267
    S1_6_17 : HA_carry port map (a => s7(9),b => s8(8),c => s1_6(17)) ;
268
269
   s1_6(18) \le s8(10);
270
    s1_6(19) \le s8(11);
271
272
    s1_6(20) \le s10(10);
273
    s1_6(21) \le s11(10);
274
    s1_6(22) \le s12(10);
275
    s1_6(23) \le s13(10);
    s1_6(24) \le s14(10);
277
    s1_6(25) \le s15(10);
278
279
    _____
280
    -----Row 7-----
281
    loop7x: for i in 6 to 12 generate
282
    begin
283
      s1_7(i) \le s6(i-6)
284
    end generate loop7x;
285
286
    s1_7(13) \le s7(6)
287
    s1_7(14) \le s8(6)
288
    s1_7(15) \le s9(6)
289
290
    s1_7(16) \le s9(7)
291
   s1_7(17) \le s9(8)
292
    s1_7(18) \le s9(9)
293
    s1_7(19) \le s9(10);
294
   s1_7(20) \ll s11(9);
296
    s1_7(21) \le s12(9);
297
    s1_7(22) \le s13(9);
298
```

```
s1_7(23) \le s14(9);
299
    s1_7(24) \le s15(9);
300
301
    -----Row 8-----
302
303
    loop8x: for i in 7 to 12 generate
304
    begin
305
      s1_8(i) \le s7(i-7);
306
    end generate loop8x;
307
308
   s1_8(13) \le s8(5);
309
    s1_8(14) \le s9(5);
310
    s1_8(15) \le s10(5);
311
312
   s1_8(16) <= s10(6)
313
   s1_8(17) \le s10(7)
314
    s1_8(18) \le s10(8);
315
    s1_8(19) \le s10(9);
316
317
318
319
    s1_8(20) \le s12(8);
    s1_8(21) \le s13(8);
320
    s1_8(22) \le s14(8);
^{321}
    s1_8(23) \le s15(8);
322
323
    -----Row 9-----
324
325
    s1_9(8) \le s8(0);
^{326}
    s1_9(9) \ll s8(1)
327
    s1_9(10) \le s8(2);
328
    s1_9(11) \le s8(3);
329
    s1_9(12) \le s8(4);
330
331
   s1_9(13) \le s9(4)
332
    s1_9(14) \le s10(4)
333
    s1_9(15) \le s11(4);
334
335
   s1_9(16) \le s11(5)
336
    s1_9(17) <= s11(6)
337
    s1_9(18) \le s11(7);
338
    s1_9(19) \le s11(8);
339
341
   s1_9(20) \le s13(7);
    s1_9(21) \le s14(7);
342
   s1_9(22) \le s15(7);
343
```

```
344
    -----Row 10-----
345
346
   s1_10(9) \ll s9(0);
   s1_10(10) \ll s9(1)
348
    s1_10(11) \ll s9(2)
349
   s1_10(12) \le s9(3);
350
351
   s1_10(13) \le s10(3);
352
   s1_10(14) <= s11(3)
353
s1_10(15) \le s1_2(3);
355
   s1_10(16) \le s12(4);
356
    s1_10(17) \le s12(5);
357
   s1_10(18) \le s12(6);
   s1_10(19) \le s12(7);
359
   s1_10(20) \le s14(6);
   s1_10(21) \le s15(6);
361
362
363
    -----Row 11-----
364
    s1_11(10) \ll s10(0);
365
   s1_11(11) \ll s10(1);
   s1_1(12) \le s10(2);
367
368
   s1_1(13) \le s11(2);
369
   s1_1(14) \le s12(2);
370
   s1_1(15) \le s13(2);
371
372
   s1_11(16) \le s13(3);
373
   s1_1(17) \le s13(4);
374
   s1_1(18) \le s13(5);
   s1_1(19) \le s13(6);
376
377
   s1_11(20) \le s15(5);
378
    -----Row 12-----
379
380
   s1_12(11) \ll s11(0);
   s1_12(12) \ll s11(1);
382
383
   s1_12(13) \le s12(1);
384
  s1_12(14) \le s13(1);
386
    s1_12(15) \le s14(1);
   s1_{12}(16) \le s14(2);
```

```
s1_12(17) \le s14(3);
389
   s1_12(18) \le s14(4);
   s1_12(19) \le s14(5);
391
392
   -----Row 13-----
393
394
   s1_13(12) \le s12(0);
395
396
   s1_13(13) \le s13(0);
397
   s1_13(14) \le s14(0)
398
399
   s1_13(15) \le s15(0);
400
   s1_13(16) \le s15(1);
401
   s1_13(17) \le s15(2)
402
   s1_13(18) \le s15(3);
   s1_13(19) \le s15(4);
404
405
406
407
408
409
   410
   -----STAGE 2-----
411
412
   loopx: for i in 0 to 8 generate
413
   begin
414
     s2_1(i) \le s1_1(i);
415
   end generate loopx;
416
417
   S2_{19} : HA_{sum}  port  map  (a => s1_1(9), b => s1_2(9), c => s2_1(9) ) ;
418
419
   loopa: for i in 10 to 22 generate
420
   begin
421
   S2_1FA: FA_sum port map (a => s1_1(i),b => s1_2(i),c => s1_3(i), d => s2_1(i));
   end generate loopa;
423
424
425
   loopb: for i in 23 to 30 generate
426
   begin
427
     s2_1(i) \le s1_1(i);
428
   end generate loopb;
429
430
431
    -----Row 2 -----
432
433
```

```
loopr2: for i in 1 to 8 generate
434
    begin
435
      s2_2(i) \le s1_2(i)
436
    end generate loopr2;
437
438
    s2_2(9) \le s1_3(9);
439
440
    S2_2_{10} : HA_{carry}  port  map  (a => s1_1(9), b => s1_2(9), c => s2_2(10)) ;
441
442
    loopr22: for i in 10 to 22 generate
443
    begin
444
    S2_2-Fcarry : FA_carry port map (a => s1_1(i),b => s1_2(i),c => s1_3(i), d => s2_2(i+1));
445
    end generate loopr22;
446
447
448
449
    loopr23: for i in 24 to 29 generate
450
    begin
451
      s2_2(i) \le s1_2(i)
452
    end generate loopr23;
453
454
    -----Row 3------
455
    loopr3: for i in 2 to 8 generate
456
    begin
457
      s2_3(i) \le s1_3(i);
458
    end generate loopr3;
459
460
    s2_3(9) \le s1_4(9);
461
462
463
    S2_3_{10} : HA_{sum}  port  map  (a => s1_4(10), b => s1_5(10), c => s2_3(10)) ;
464
465
    loopr3a: for i in 11 to 21 generate
466
    begin
467
    S2_3_FA : FA_{sum} \text{ port map } (a => s1_4(i), b => s1_5(i), c => s1_6(i), d => s2_3(i));
468
    end generate loopr3a;
469
470
    s2_3(22) \le s1_4(22);
471
    s2_3(23) \le s1_2(23);
472
473
    loopr3b: for i in 24 to 28 generate
474
475
      s2_3(i) \le s1_3(i);
476
    end generate loopr3b;
477
478
```

```
-----Row 4-----
479
    loopr4: for i in 3 to 8 generate
480
    begin
481
      s2_4(i) \le s1_4(i);
482
    end generate loopr4;
483
484
    s2_4(9) \le s1_5(9);
485
    s2_4(10) \le s1_6(10);
486
487
488
    S2_4_{11}: HA_{carry} port map (a => s1_4(10),b => s1_5(10),c => s2_4(11));
489
490
    loopr4a: for i in 11 to 21 generate
491
492
    S2_4-Fcarry : FA_carry port map (a => s1_4(i),b => s1_5(i),c => s1_6(i) , d => s2_4(i+1) ) ;
    end generate loopr4a;
494
495
    s2_4(23) \le s1_3(23);
496
497
    loopr4b: for i in 24 to 27 generate
498
    begin
499
      s2_4(i) \le s1_4(i);
500
    end generate loopr4b;
501
502
503
     -----Row 5-----
504
    loopr5: for i in 4 to 8 generate
505
    begin
506
      s2_5(i) \le s1_5(i);
507
    end generate loopr5;
508
509
    s2_5(9) \le s1_6(9);
510
    s2_5(10) \le s1_7(10);
511
512
513
    S2_5_{11}: HA_{sum} port map (a => s1_7(11),b => s1_8(11),c => s2_5(11));
514
515
   loopr5a: for i in 12 to 20 generate
516
517
    S2_5FA : FA_{sum} \text{ port map (a => } s1_7(i),b => s1_8(i),c => s1_9(i),d => s2_5(i));
518
    end generate loopr5a;
519
520
   s2_5(21) \le s1_7(21);
521
    s2_5(22) \le s1_5(22);
   s2_5(23) \le s1_4(23);
```

```
524
    loopr5b: for i in 24 to 26 generate
525
   begin
526
     s2_5(i) \le s1_5(i);
527
    end generate loopr5b;
528
529
530
    -----Row 6-----
531
532
   loopr6: for i in 5 to 8 generate
533
   begin
534
     s2_6(i) \le s1_6(i);
535
   end generate loopr6;
536
537
    s2_6(9) \le s1_7(9);
538
    s2_6(10) \le s1_8(10);
539
    s2_6(11) \le s1_9(11);
540
541
542
   S2_6_{12}: HA_{carry} port map (a => s1_7(11),b => s1_8(11),c => s2_6(12));
543
544
   loopr6a: for i in 12 to 20 generate
545
546
    S2_6-Fcarry : FA_carry port map (a => s1_7(i),b => s1_8(i),c => s1_9(i), d => s2_6(i+1));
547
    end generate loopr6a;
548
549
   s2_6(22) \le s1_6(22);
550
   s2_6(23) \le s1_5(23);
551
   s2_6(24) \le s1_6(24);
552
    s2_6(25) \le s1_6(25);
553
    ______
554
    ------Row 7------
555
556
   s2_7(6) \le s1_7(6);
557
    s2_7(7) \ll s1_7(7)
558
   s2_7(8) \le s1_7(8);
559
560
   s2_7(9) \le s1_8(9)
561
   s2_7(10) \le s1_9(10)
562
    s2_7(11) \le s1_10(11);
563
564
565
   S2_{7_12}: HA_{sum} port map (a => s1_{10}(12), b => s1_{11}(12), c => s2_{7}(12));
566
567
   loopr7a: for i in 13 to 19 generate
568
```

```
begin
569
    S2_7FA : FA_{sum} \text{ port map (a => s1_10(i),b => s1_11(i),c => s1_12(i), d => s2_7(i))};
570
    end generate loopr7a;
571
572
    s2_7(20) \le s1_10(20);
573
    s2_7(21) \le s1_8(21);
574
575
    s2_7(22) \le s1_7(22);
576
    s2_7(23) \le s1_6(23);
577
578
    s2_7(24) \le s1_7(24);
579
    _____
580
    -----Row 8 -----
581
582
    s2_8(7) <= s1_8(7)
583
    s2_8(8) \le s1_8(8);
584
585
    s2_8(9) \le s1_9(9)
586
    s2_8(10) \le s1_10(10);
587
    s2_8(11) \le s1_11(11);
588
    s2_8(12) \le s1_12(12);
590
591
    S2_8_13 : HA_carry port map (a => s1_10(12), b => s1_11(12), c => s2_8(13));
592
593
    loopr8a: for i in 13 to 19 generate
594
595
    S2_8FA : FA_{carry} port map (a => s1_10(i),b => s1_11(i),c => s1_12(i), d => s2_8(i+1));
596
    end generate loopr8a;
597
598
    s2_8(21) \le s1_9(21);
599
    s2_8(22) \le s1_8(22);
600
    s2_8(23) \le s1_7(23);
601
602
    -----Row 9-----
603
604
605
    s2_9(8) \ll s1_9(8)
    s2_9(9) \le s1_10(9)
    s2_9(10) \le s1_11(10);
607
    s2_9(11) \le s1_12(11);
608
609
610
   loopr9a: for i in 12 to 19 generate
    begin
611
    s2_9(i) \le s1_13(i);
    end generate loopr9a;
```

```
614
    s2_9(20) \le s1_11(20);
615
   s2_9(21) \le s1_10(21);
616
    s2_9(22) \le s1_9(22)
617
    s2_9(23) \le s1_8(23);
618
619
620
    621
    ----STAGE 3 -----
622
623
    ----Row 1-----
624
    loops3a: for i in 0 to 5 generate
625
    begin
626
    s3_1(i) \le s2_1(i);
627
    end generate loops3a;
628
629
   S3_1_6 : HA_sum port map (a => s2_1(6),b => s2_2(6),c => s3_1(6));
630
631
   loops3b: for i in 7 to 25 generate
632
    begin
633
    S3_1_FA : FA_sum port map (a => s2_1(i),b => s2_2(i),c => s2_3(i), d => s3_1(i));
634
    end generate loops3b;
635
636
    loops3c: for i in 26 to 30 generate
637
    begin
638
    s3_1(i) \le s2_1(i);
639
    end generate loops3c;
640
641
    -----Row 2 -----
642
    loops32a: for i in 1 to 5 generate
643
644
    begin
    s3_2(i) \le s2_2(i);
645
    end generate loops32a;
646
647
   s3_2(6) \le s2_3(6);
648
649
   S3_2_7 : HA_{carry} \text{ port map } (a \Rightarrow s2_1(6), b \Rightarrow s2_2(6), c \Rightarrow s3_2(7));
650
651
   loops32b: for i in 7 to 25 generate
652
   begin
653
    S3_2-Fcarry: FA_carry port map (a => s2_1(i),b => s2_2(i),c => s2_3(i), d => s3_2(i+1))
654
655
    end generate loops32b;
656
657
   s3_2(27) \le s2_2(27);
```

```
s3_2(28) \le s2_2(28);
659
    s3_2(29) \le s2_2(29);
660
661
    -----Row 3-----
662
    loops33a: for i in 2 to 5 generate
663
    begin
664
    s3_3(i) \le s2_3(i);
665
    end generate loops33a;
666
667
    s3_3(6) \le s2_4(6);
668
669
    S3_3_7 : HA_sum port map (a => s2_4(7), b => s2_5(7), c => s3_3(7));
670
671
    loops33b: for i in 8 to 24 generate
672
    begin
673
    S3_3_FA: FA_sum port map (a => s2_4(i), b => s2_5(i), c => s2_6(i), d => s3_3(i));
674
    end generate loops33b;
675
676
    s3_3(25) \le s2_4(25);
677
    s3_3(26) \le s2_2(26);
678
    s3_3(27) \le s2_3(27);
679
    s3_3(28) \le s2_3(28);
680
    ______
681
    ----Row 4
682
683
    loops34a: for i in 3 to 5 generate
684
    begin
685
    s3_4(i) \le s2_4(i);
686
    end generate loops34a;
687
688
    s3_4(6) \le s2_5(6);
689
    s3_4(7) \le s2_6(7);
690
691
    S3_4_8 : HA_carry port map (a => s2_4(7),b => s2_5(7),c => s3_4(8));
692
693
    loops34b: for i in 8 to 24 generate
694
    begin
695
    S3_4FC: FA_carry port map (a => s2_4(i), b => s2_5(i), c => s2_6(i), d => s3_4(i+1));
696
    end generate loops34b;
697
698
    s3_4(26) \le s2_3(26);
699
700
    s3_4(27) \le s2_4(27);
701
702
    ----Row 5
703
```

```
704
   loops35a: for i in 4 to 5 generate
705
   begin
706
    s3_5(i) \le s2_5(i);
707
   end generate loops35a;
708
709
   s3_5(6) \le s2_6(6);
710
    s3_5(7) \le s2_7(7);
711
712
   S3_5_8 : HA_sum port map (a => s2_7(8),b => s2_8(8),c => s3_5(8));
713
714
   loops35b: for i in 9 to 23 generate
715
   begin
716
   S3_5Fsum: FA_sum port map (a => s2_7(i), b => s2_8(i), c => s2_9(i), d => s3_5(i));
717
    end generate loops35b;
718
719
   s3_5(24) \le s2_7(24);
720
   s3_5(25) \le s2_5(25);
721
   s3_5(26) \le s2_4(26);
722
    _____
723
    -----Row 6-----
724
725
   s3_6(5) \le s2_6(5);
726
727
728
   s3_6(6) \le s2_7(6);
729
   s3_6(7) \le s2_8(7);
730
731
   s3_6(8) \le s2_9(8);
732
733
   S3_6_9 : HA_{carry} \text{ port map } (a => s2_7(8), b => s2_8(8), c => s3_6(9)) ;
734
735
   loops36b: for i in 9 to 23 generate
736
   begin
737
   S3_6FC: FA_carry port map (a => s2_7(i), b => s2_8(i), c => s2_9(i), d => s3_6(i+1));
738
   end generate loops36b;
739
740
   s3_6(25) \le s2_6(25);
741
   s3_6(26) \le s2_5(26);
742
743
    744
745
    ----STAGE 4
746
    -----Row 1-----
747
   loops4a: for i in 0 to 3 generate
```

```
begin
749
    s4_1(i) \le s3_1(i);
750
    end generate loops4a;
751
752
    S4_1_4 : HA_sum port map (a => s3_1(4),b => s3_2(4),c => s4_1(4));
753
754
    loops4b: for i in 5 to 27 generate
755
    begin
756
    S4_1FA : FA_sum port map (a => s3_1(i),b => s3_2(i),c => s3_3(i), d => s4_1(i));
757
    end generate loops4b;
758
759
    loops4c: for i in 28 to 30 generate
760
    begin
761
    s4_1(i) \le s3_1(i);
762
    end generate loops4c;
763
764
    -----Row 2-----
765
    loops42: for i in 1 to 3 generate
766
767
    begin
    s4_2(i) \le s3_2(i);
768
    end generate loops42;
769
770
    s4_2(4) \le s3_3(4);
771
772
    S4_2_5: HA_carry port map (a => s3_1(4), b => s3_2(4), c => s4_2(5));
773
774
    loops42a: for i in 5 to 27 generate
775
    begin
776
    S4_2FC : FA_{carry}  port  map  (a => s3_1(i), b => s3_2(i), c => s3_3(i), d => s4_2(i+1));
777
    end generate loops42a;
778
779
780
    s4_2(29) \le s3_2(29);
781
782
    ----Row 3
783
784
785
    s4_3(2) \le s3_3(2);
786
    s4_3(3) \le s3_3(3);
787
788
    s4_3(4) \le s3_4(4);
789
790
    S4_3_5 : HA_sum port map (a => s3_4(5), b => s3_5(5), c => s4_3(5));
791
792
    loops43: for i in 6 to 26 generate
793
```

```
begin
794
    S4_3FA : FA_{sum} \text{ port map (a => } s3_4(i), b => s3_5(i), c => s3_6(i), d => s4_3(i));
795
    end generate loops43;
796
797
    s4_3(27) \le s3_4(27);
798
    s4_3(28) \le s3_2(28);
799
800
    _____
801
    ----Row 4
802
803
804
    s4_4(3) \le s3_4(3);
805
806
    s4_4(4) \le s3_5(4);
807
    s4_4(5) \le s3_6(5);
808
809
    S4_4_6: HA_carry port map (a => s3_4(5),b => s3_5(5),c => s4_4(6));
810
811
    loops44: for i in 6 to 26 generate
812
    begin
813
    S4_4FA : FA_carry port map (a => s3_4(i), b => s3_5(i), c => s3_6(i) , d => s4_4(i+1) ) ;
814
    end generate loops44;
815
816
    s4_4(28) \le s3_3(28);
817
818
819
820
    --||||||
821
    ----STAGE 5
822
823
    -----Row 1-----
824
    loops5a: for i in 0 to 2 generate
825
    begin
826
    s5_1(i) \le s4_1(i);
827
    end generate loops5a;
828
    S5_{1_3}: HA_sum port map (a => s4_{1(3)},b => s4_{2(3)},c => s5_{1(3)});
830
831
    loops5b: for i in 4 to 28 generate
832
    begin
833
    S5_1_FA : FA_sum port map (a => s4_1(i),b => s4_2(i), c => s4_3(i), d => s5_1(i));
834
835
    end generate loops5b;
836
    s5_1(29) \le s4_1(29);
837
    s5_1(30) \le s4_1(30);
```

```
-----Row 2-----
839
    loops52a: for i in 1 to 2 generate
840
    begin
841
    s5_2(i) \le s4_2(i);
842
    end generate loops52a;
843
844
    s5_2(3) \le s4_3(3);
845
846
    S5_2_4: HA_carry port map (a => s4_1(3),b => s4_2(3),c => s5_2(4));
847
848
   loops52b: for i in 4 to 28 generate
849
    begin
850
    S5_2FA : FA_{carry} port map (a => s4_1(i),b => s4_2(i),c => s4_3(i), d => s5_2(i+1));
851
    end generate loops52b;
852
853
    -----Row 3 -----
854
    s5_3(2) \le s4_3(2);
855
856
   loops53: for i in 3 to 28 generate
857
    begin
858
    s5_3(i) \le s4_4(i);
859
    end generate loops53;
860
861
    s5_3(29) \le s4_2(29);
862
863
864
    -----\
865
    -----Stage 6
866
    -----Row 1
867
868
    s6_1(0) \le s5_1(0);
869
    s6_1(1) \le s5_1(1);
870
871
   S6_{12}: HA_{sum} \text{ port map (a => } s5_{12}), b => s5_{22}), c => s6_{12});
872
873
    loops6b: for i in 3 to 29 generate
874
    begin
875
    S6_1_FA : FA_sum port map (a => s5_1(i),b => s5_2(i),c => s5_3(i), d => s6_1(i));
    end generate loops6b;
877
878
879
880
    s6_1(30) \le s5_1(30);
881
    -----Row 2
882
```

883

```
s6_2(1) \le s5_2(1);
884
    s6_2(2) \le s5_3(2);
885
886
    S6_2_3 : HA_carry port map (a => s5_1(2),b => s5_2(2),c => s6_2(3)) ;
887
888
    loops62: for i in 3 to 29 generate
889
    begin
890
    S6_1FC : FA_{carry port map} (a => s5_1(i), b => s5_2(i), c => s5_3(i), d => s6_2(i+1));
891
    end generate loops62;
892
893
894
895
896
    prod1(31) <= '0';</pre>
897
    prod1(30 downto 0) <= s6_1 ;</pre>
899
    prod2(31) <= '0';</pre>
900
    prod2(30 downto 1) <= s6_2 ;</pre>
901
    prod2(0) <= '0';</pre>
903
904
    end Behave;
905
906
```




Figure 2: Succes of all test cases

Delay Analysis

Time taken in Brent-Kung Adder Black dots in my Brent-kung cell for P,G generation in carry generation stage which take 300ps (Custom + Inverter).

So total time taken in carry generation is $11 \times 300 = 3300 ps$

Time taken in pre-processing stage in **intial p,g generation** (nand + Inverter) is 150 + 100 = 250 ps

Finally, time taken in **sum bits generation** (post-processing stage) is one xor which is **200** ps.

Hence the time which we guarantee that the addition by Brent Kung will be complete = 3300 + 250 + 200 = 3750 ps

Dadda Multiplier

Time taken for partial product generation (Nand + inverter) = 150 + 100 = 250ps

Time taken for Full adders in 6 stages of Dadda = 400 * 6 = 2400psTotal time taken for guaranteed multiplication = 3750 + 250 + 2400 = 6400 ps

Critical Path will be determined by the critical path of the brent-kung adder which is 31st bit generation of th sum.



Figure 3: Delay of a test case