

De0 Nano Board Demo

Sonal Gupta
Vineesh VS

March 3, 2015

OUTLINE

1 De0 Nano Board

2 Using Quartus

Altera De0-Nano FPGA board is equipped with:

- **Featured device**

- Altera Cyclone IV EP4CE22F17C6N FPGA
- 153 maximum FPGA I/O pins

- **Expansion header**

- Two 40 pin Headers (GPIOs) provide 72 I/O pins, 5V power pins, two 3.3V power pins and four ground pins

- **General user input/output**

- 8 green LEDs
- 2 debounced pushbuttons
- 4 position DIP switch

- **Clock system**

- On-board 50MHz clock oscillator

- **Power Supply**

- USB Type mini-AB port (5V)
- DC 5V pin for each GPIO header (2 DC 5V pins)
- 2 pin external power header (3.6-5.7V)

Board Layout




Figure 1 : De0-Nano Board front layout

Board Layout




Figure 2 : De0-Nano Board back layout

General User Input/Output

- The 40 pin GPIO expansion headers can be used for input-output to the implemented hardware.
- 8 on chip LEDs can be used to display output.
- 2 push buttons and 4 dip switches can be used for input.

Refer to pages 12-20 of De0-Nano User Manual for more information on GPIO.

OUTLINE

1 De0 Nano Board

2 Using Quartus

Startup and Installation

- For using pc lab machines:
 - ① `ssh -X student@10.107.32.<21-45>`, password: student
 - ② Type quartus on terminal
- For installing quartus on Linux:
 - ① Copy setup using the following command: `scp -r student@10.107.32.50/51:~/Desktop/Quartus ~/Downloads`
 - ② Refer to installation manual put on moodle.

Make a Project

- 1 Start quartus and select *File > New Project Wizard*.
- 2 Enter the directory name for project files and the name of your project (project name should be same as top level entity name).
- 3 Add or create new VHDL design file.
- 4 Select **Cyclone IV E** in *Family* and **EP4CE22F17C6** in *device* and click *finish*.


Ref: Page 46-49 from De0-Nano User Manual

Simulate using Modelsim


- 1 On left hand side double click your design file under *Project Navigator* > *Files* to view and edit the code.
- 2 Select *Flow* as *RTL Simulation* in *Tasks* pane and double click RTL Simulation.
- 3 Quartus will compile the design and open Modelsim window.
- 4 Switch to Modelsim window, go to *Compile* > *Compile*, select your testbench and hit *compile*.
- 5 In *Library* pane, right click testbench entity name under *work* and select *Simulate*.
- 6 In *Objects* pane, right click signal and select *Add Wave* to add signals to wave.
- 7 Type run 100ns in transcript window to simulate for 100 ns.

Create Timing Constraints

- 1 Switch back to Quartus window.
- 2 Select *Flow as Compilation* and press Ctrl+L for full compilation.
- 3 Open *Tools > TimeQuest Timing Analyzer*.





In Timing Analyzer window *Tasks* pane double click on *Create Timing Netlist*.



Create Timing Constraints

- 1 *Constraints* > *Create clock*. Click on 3 dots near *Target* > *List* > add clock port.
- 2 Write `my_clk` in clock name, specify time period and click *Run*.



Create Timing Constraints


- 1 Double click on *Read SDC File*, *Update Timing Netlist* and *Write SDC File* in order.
- 2 It will create *.sdc* (Synopsys Design Constraints) file.

Timing Report

- ➊ Switch back to Quartus window and add the *.sdc* file manually to the project, if not done by the tool.
- ➋ Compile (ctrl+L) the design again (It will consider the *.sdc* file now).
- ➌ Go back to TimeQuest Timing Analyzer and double click on *Report Timing* under *Custom Reports* in the *Tasks* pane.
- ➍ Select From clock and To clock as *my_clk* and click *Report Timing*.


Timing Report

Slack positive for clk = 20ns



Timing Report

Slack negative for clk = 1ns



Other Timing Constraints


In addition to clock period, the following can be set under *Constraints* tab:

- *Set Input Delay*: Input to clock delay
- *Set Output Delay*: Clock to output delay
- *Set Maximum/Minimum Delay*: Input to output delay in case of combinational path

Experiment with these and observe changes in Timing Report (*project_name.sta.rpt* in *output_files* folder).

Programming DE0 Nano FPGA

Highlighted are the switches and LEDs we are going to use for the *counter*.



Programming DE0 Nano FPGA

Locations of the push button switches:

Table 3-1 Pin Assignments for Push-buttons

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
KEY[0]	PIN_J15	Push-button[0]	3.3V
KEY[1]	PIN_E1	Push-button[1]	3.3V

Programming DE0 Nano FPGA

Locations of the DIP switches:

Table 3-3 Pin Assignments for DIP Switches

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
DIP Switch[0]	PIN_M1	DIP Switch[0]	3.3V
DIP Switch[1]	PIN_T8	DIP Switch[1]	3.3V
DIP Switch[2]	PIN_B9	DIP Switch[2]	3.3V
DIP Switch[3]	PIN_M15	DIP Switch[3]	3.3V

Programming DE0 Nano FPGA

Locations of the LEDs:

Table 3-2 Pin Assignments for LEDs

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
LED[0]	PIN_A15	LED Green[0]	3.3V
LED[1]	PIN_A13	LED Green[1]	3.3V
LED[2]	PIN_B13	LED Green[2]	3.3V
LED[3]	PIN_A11	LED Green[3]	3.3V
LED[4]	PIN_D1	LED Green[4]	3.3V
LED[5]	PIN_F3	LED Green[5]	3.3V
LED[6]	PIN_B1	LED Green[6]	3.3V
LED[7]	PIN_L3	LED Green[7]	3.3V

Programming DE0 Nano FPGA

From *Quartus* main window, Assignments > Pin Planner.
Enter the pin numbers in the *Location* column. (*Clock_50* must be connected to *PIN_R8* (50MHz clock))

Pin Planner - C:/Users/neeru/Desktop/VLSI_Design_Lab/counter/counter - counter

Top View - Wire Bond
Cyclone IV E - EP4CE22F17C6

Name	Direction	Location	I/O Bank	VMEP Group	Filter Location	I/O Standard	Reserved	Current Strength	Slow Rate	Differential Pair
Clock	Input	PIN_J15	5	B5_30	PIN_E5	2.5 V (default)		8mA (default)		
Clock_50	Input	PIN_R8	3	R3_20	PIN_T18	2.5 V (default)		8mA (default)		
Q0	Input	PIN_M1	2	M2_30	PIN_M2	2.5 V (default)		8mA (default)		
Q1[0]	Output	PIN_A15	7	A7_30	PIN_U3	2.5 V (default)		8mA (default)	2 (default)	
Q1[1]	Output	PIN_A13	7	A7_30	PIN_U5	2.5 V (default)		8mA (default)	2 (default)	
Q1[2]	Output	PIN_B13	7	B7_30	PIN_C1	2.5 V (default)		8mA (default)	2 (default)	
Q1[3]	Output	PIN_A11	7	A7_30	PIN_U9	2.5 V (default)		8mA (default)	2 (default)	

Filter: Pins: all


0% 00:00:30

Programming DE0 Nano FPGA

- Recompile (Ctrl+L)
- From *Quartus* main window, *Tools > Programmer*.
- Connect the board using USB cable.
- Select *USB-Blaster* in *Hardware Setup*.
- In case you face problem with Hardware Setup, refer to installation manual on moodle and run the Hardware Setup script as instructed.


Programming DE0 Nano FPGA

Click on *Add File* and select the *.sof* (*SRAM Object File*) file



Programming DE0 Nano FPGA

Click on *Start* to program the device



Verifying the design in FPGA

Setup

- Go to *Tools > Options > Internet Connectivity > TalkBack Options*
- Tick on *Enable sending TalkBack data to Altera*

Verifying the design in FPGA

SignalTap II Logic Analyzer

Tools > SignalTap II Logic Analyzer

SignalTap II Logic Analyzer - C:/Users/neeru/Desktop/VLSI_Design_Lab/counter/counter - counter - [stp1.stp]

File Edit View Project Processing Tools Window Help

Search altera.com

Instance Manager: **Invalid JTAP configuration**

Instance	Status	Enabled	LEs	Memory	Small	Medium	Large
auto_sigtap_0	Not running	<input checked="" type="checkbox"/>	0 cells	0 bits	NA	NA	NA

JTAG Chain Configuration: **No device is selected**

Hardware: Please Select Setup...
Device: None Detected Scan Chain
SDF Manager: [SDF File] [Open] [Save]

auto_sigtap_0 Lock mode: ☒ Allow all changes

Type	Alias	Name	Data Enable	Trigger Enable	Trigger Condition
			0	0	<input checked="" type="checkbox"/> Basic AND

Double-click to add nodes

Signal Configuration:

Clock: [Clock] [Add] [Remove]

Data

Sample depth: 128 RAM type: Auto

☐ Segmented: 64 sample segments

Nodes Allocated: ☒ Auto ☐ Manual: 0

Storage qualifier:

Type: ☒ Continuous

Input port: [Port] [Add] [Remove]

Nodes Allocated: ☒ Auto ☐ Manual: 0

☒ Record data discontinuities

☐ Disable storage qualifier

Trigger

Nodes Allocated: ☒ Auto ☐ Manual: 0

Hierarchy Display:


☐ Data Log

auto_sigtap_0

0% 00:00:00


Verifying the design in FPGA

Select the hardware *USB-Blaster* and *.sof* file.




Verifying the design in FPGA

In *Signal Configuration* window, select *Clock_50* for *Clock*




Verifying the design in FPGA

Go to the *Setup* tab and double-click to add the signals to which are to be monitored. In Filter, you may select *Pins: all*




Verifying the design in FPGA

- Compile the design again by clicking the *Play* button in the SignalTap Logic Analyzer.
- Once compilation is done, click on the button in red square, to program the device




Verifying the design in FPGA

Do *Autorun Analysis* to continuously monitor the signals from the FPGA board



Verifying the design in FPGA

Verify the design



Additional Information

Read about *.sof*, *.cdf*, *.sda* etc from Altera site.