## VHDL

## An Introduction

### Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors





## Modeling Digital Systems

- VHDL is for writing models of a system
- Reasons for modeling
  - requirements specification
  - documentation
  - testing using simulation
  - formal verification
  - synthesis
- Goal
  - most reliable design process, with minimum cost and time
  - avoid design errors!





#### What is VHDL?

- Very High Speed Integrated Circuit Hardware
   Description Language
- Used to describe a desired logic circuit
- Compiled, Synthesized and burned onto a working chip
- Simplifies hardware for large projects
- Examples: Combinatorial Logic, Finite State Machines





#### **VHDL**

- VHDL is a programming language that allows one to model and develop complex digital systems in a dynamic environment.
- Object Oriented methodology -- modules can be used and reused.
- Allows you to designate in/out ports (bits) and specify behavior or response of the system.





#### **VHDL**

But VHDL is NOT C ...

There are some similarities, as with any programming language, but syntax and logic are quite different; so get over it !!





## **HDL** Requirements

- Abstraction
- Modularity
- Concurrency
- Hierarchy





#### **Abstraction**

- VHDL supports description of components as well as systems at various level of abstraction
  - Gate and Component
  - Clock Cycle
  - Abstract behaviour without any notion of delay






## Modularity

- Every component in VHDL is referred to as an entity and has clear interface
- Interface is called an entity declaration
- Internals of the component are referred to as an architecture declaration
- There can be multiple architecture at different level of abstraction associated with the same entity
- At the time of instantiation choose proper architecture





#### Input-Output specification of circuit




```
Example: my_ckt
```

- Inputs: A, B, C
- Outputs: X, Y
- ☐ VHDL description:

```
entity my_ckt is
port (
          A: in bit;
          B: in bit;
          S: in bit;
          X: out bit;
          Y: out bit);
end my_ckt;
```



## VHDL entity







## Modeling the Behavior way


- Architecture body
  - describes an implementation of an entity
  - may be several per entity
- Behavioral architecture
  - describes the algorithm performed by the module
  - contains
    - process statements, each containing
      - sequential statements, including
        - signal assignment statements and
        - wait statements





## VHDL Design Example Entity Declaration

- As a first step, the entity declaration describes the interface of the component
  - -input and output ports are declared







## Syntax of the Architecture

 The word "architecture" in the last line is not supported before the VHDL-93 standard





## VHDL Design Example Behavioral Specification

```
ARCHITECTURE half adder a OF half adder IS
   BEGIN
     PROCESS (x, y, enable)
      BEGIN
             IF enable = 1' THEN
                   result <= x XOR y;
                   carry <= x AND y;</pre>
            ELSE
                   carry <= '0';
                   result <= '0';
            END IF;
      END PROCESS;
   END half adder a;
```



14

## Concurrency in VHDL

- Achieved through processes
- Concurrent assignments are also process by itself
- These are non-terminating
- Communicating through signals
- Variables are allowed inside the processes
- Multiple processes are active at the same time





## Signal Assignment

#### Signals

- Used to communicate between concurrently executing processes.
- Within a process they continue to have the form sig <= waveform;</p>
- Means that for the signal a sequence of value updating events is to be scheduled for the future.





## Variable Assignment

#### • Variables:

- Exist within procedural bodies, like processes, functions, and procedures. Not visible to others.
- Variable assignment statements appear as follows:

 Used within the sequential body just as in other procedural languages.

$$X := Y;$$

$$Y \leq X$$
;

$$Y := X;$$





17

#### **Process Statement**

Is the "wrapper" around a sequential routine to compute the behavior desired for the design at a specific moment in time.

```
label: process [ (signal list) ] is
    { declarations }

begin
    { sequential statements }
    -- (typically ended by a wait statement)
end process [ label ];
```





# Process Statement - A Concurrent Statement

- A process is a kind of concurrent statement.
  - includes declarations, sequential body, and all
- Evaluation of a process is triggered when one of a list of signals in the wait statement changes value
- Note: Just because a process is sequential does NOT mean it is modeling the sequential behavior of a design.
  - a description of functional behavior
  - For example: the half-adder process example is the model of a combinational logic element.





#### **Process Execution Model**

- Executes once (at TIME = 0) -- initialization, running till it hits a WAIT statement.
- Time advances until the wait condition is satisfied, then execution resumes.
- Executes in an endless loop,
  - interrupted only by WAIT statements;
  - bottom of the process contains an implicit "go to the top."
- TIME DOES NOT ADVANCE within a process; it advances during a WAIT statement.





#### **Wait Statements**

- wait;
- wait on a, b, c;
- wait until x = 1;
- wait for 100 ns;





#### Wait on

- process being suspended until an event takes place on any one of the signals.
- The list of signals is also called a sensitivity list.

```
half_adder: process (a, b) is
begin

s <= a xor b after 10 ns;
c <= a and b after 10 ns;
end process;

half_adder: process is
begin

s <= a xor b after 10 ns;
c <= a and b after 10 ns;
wait on a, b;
```



end process;

## Procedural Modeling USE: High level abstraction of behavior

```
entity traffic_light_controller
  generic ( yellow time: time;
             min_hwygreen: time;
             max hwyred: time);
   port (
             farmroad_trip : in boolean;
             farmroad light : out color;
             highway light: out color );
end traffic_light_controller;
architecture specification of traffic light controller is begin
```



# Procedural Modeling USE: High level abstraction of behavior

```
architecture specification of traffic light controller is begin
   cycle: process is
   begin
                  highway_light <= green;
                  farmroad light <= red;</pre>
         wait for min_green;
         wait until farmroad trip;
                  highway light <= yellow;
         wait for yellow_time_light;
                  highway<= red;
                  farmroad_light <= green;</pre>
         wait until not farmroad_trip for max_hwyred;
             farmroad_light <= yellow;
         wait for yellow_time;
   end process;
end specification;
```



24

# Procedural Modeling Use: Detailed Modeling of Behavior

```
Example: Timed Behavior of Primitive Elements
       AND_n: process (x) is -- x is an array of bit
              variable Zvar : bit;
       begin
              Zvar := '1';
              for i in x'range loop -- for every i in the range of x
                     if x(i) = '0' then
                             Zvar := '0';
                             exit;
                      end if;
              end loop;
              Z <= Zvar after Tprop;
       end process AND n;
```






25

## **Logical Operators**

```
library IEEE;
use IEEE.Std_logic_1164.all;
entity Full Adder is
port (A, B, CINL: in Std logic;
     sum, cout: out Std logic);
end;
architecture Dataflow of Full adder is
begin
sum <= (A xor B) xor CIN;
Cout <= (A and B) or (B and CIN) or (A and CIN);
end;
```



## **Logical Operators**







## **Logical Operators**

```
signal BI, STDY, TAP: bit_vector (0 to 3)
.....
TAP <= BI xor STDY;</pre>
```



## **Arithmetic Operators**

```
library IEEE;
Use IEEE.numeric_std.all;
entity Unsigned Adder is
Port (A, B: in unsigned (0 to 3);
     sum: out unsigned (0 to 3));
end:
architecture Simple of unsigned adder is
begin
  sum \le A + B;
end Simple;
```





29

## Signed Arithmetic Operators

```
library IEEE;
use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
entity Diff_Adder is
port (A: in signed (2 downto 0); B: in unsigned (2 downto 0);
     C: out signed (2 downto 0); D: out unsigned (2 downto 0));
end Diff Adder:
architecture Two_Adder of Diff Adder is
begin
  C \le A + "11";
  D \le B + "11";
end Two Adder;
```





## Relational Operators

```
library IEEE;
use IEEE.numeric std.all;
entity GT is
port (A, B: in unsigned (3 downto 0);
     Z: out Boolean);
end
architecture DF of GT is
begin
Z \leq A (1 down to 0) > B (3 down to 2);
end Simple;
```





31

## Relational Operators

```
library IEEE;
use IEEE.numeric std.all;
Entity NE is
port (A, B: in signed (0 to 7);
     Z: out boolean);
End NE;
architecture DF of NE is
begin
Z \leq A /= B;
end NE;
```





32

#### **Vector and Slices**

```
library IEEE;
use IEEE.std_logic_1164.all;
package ARRAYS is
type BANK is array (0 to 1) of Std_logic_vector (3 downto 0);
end ARRAYS;
library IEEE;
use IEEE.std_logic_1164.all, work.arrays.all;
entity GT is
port (A, B, C: in std logic vector (3 downto 0);
       REG_FILE: inout BANK;
     Z: out std logic vector (3 downto 0));
end GT;
```



#### Vector and Slices

architecture Example of Vectors is begin

 $Z(3 \text{ downto } 1) \le A(2) \& B(3 \text{ downto } 2);$ 

-- reading of an element and a slice and assign to slice

$$Z(0) \le REG_{FILE}(1)(3);$$

--- reading an element of an array and assign to an element of array

REG\_FILE (0) <= A and B and C;

-- assign to one dimension of an array of an array end Simple;





#### Non-constant Index

```
library IEEE;
use IEEE.std_logic_1164.all;
entity Non compute-right is
port (data: in std_logic_vector (0 to 3);
       index: in natural range 0 to 3;
       dout: out std_logic);
end Non compute-right;
architecture Example of Non compute-right is
begin
  dout <= data(index);</pre>
end Example;
```



#### Non-constant Index

```
library IEEE;
use IEEE.std_logic_1164.all;
entity Non_compute-left is
port (addr: in natural range 0 to 7;
       store: in bit;
       mem: out bit vector (7 downto 0));
end Non compute-left;
architecture Example of Non compute-right is
begin
  mem(addr) <= data(index);
end Example;
```





# **Process Statement**

EE-309@IITB

```
entity PAR is
port (A,B,C, D: in bit;
        Z: out bit);
end PAR;
architecture SEQ of PAR is
begin
   process (A, B, C, D)
        variable Temp1, Temp2: bit;
   begin
        Temp1 := A \times B;
        Temp2 := C \times D;
        Z <= Temp1 xor Temp2;</pre>
   end process;
end Example;
```




## **Process Statement**

```
VAR_EX: process (A, B, C)
variable T1, T2: bit;
begin
T1 := A and B;
T2 := T1 xor C;
T1 := T2 nand A;
Z <= T1 nor T2;
end process VAR_EX;
```





end if;






 $z \rightarrow \frac{z \theta}{z}$ 

ND2

```
Library IEEE
use IEEE.std_logic_1164.all;
entity Simple_alu is
port ( ctrl: in boolean;
   A, B: in bit_vector (0 to 1); Z: out bit_vector (0 to 1); ;
End Simple alu;
architecture Example of Simple_alu is
begin
    process (Ctrl, A, B)
    begin
          if Ctrl then
                     Z \leq A and B;
          else
                     Z \leq A \text{ or } B;
          end if;
    end process;
end Example;
```







```
entity Prority is
port (Sel: in bit_vecor (0 to 3); Z: in bit_vecor (0 to 3); ;
end Pruority;
architecture SEQ of PAR is
begin
    process (Sel)
          if Sel(0) = '1' then
                     Z \le "000";
          elsif Sel (1) = '1' then
                     Z \le "001";
          elsif Sel (2) = '1' then
                     Z <= "010";
          elsif Sel (3) = '1' then
                     Z \le "011";
          else
                     Z \le "011"; end if;
    end process;
```





```
architecture Example of INCR is
Begin
  INCR L: process (A)
       variable ONES: unsigned (0 to 1)
       begin
               if A = '1' then
                      ONES := ONES + 1;
               end if;
               Z \leq ONES;
       end process INCR L;
end Example;
```





```
Package EXAM is
  type GRADE TYPE is (FAIL, PASS, EXCELLENT);
end;
library IEEE;
use IEEE.std logic 1164.all;
use work.exam.all;
Entity compute is
port (marks: in natural in range 0 to 10;;
       grade: out GRADE TYPE);
End compute;
```





```
architecture Example of compute is
begin
  process (marks)
  begin
       if marks < 5 then
              grade <= FAIL;
       elsif marks >= 5 and marks < 7 then
              grade <= PASS;
       end if;
  end process;
end Example;
```





```
Package EXAM is
  type GRADE TYPE is (FAIL, PASS, EXCELLENT);
end;
library IEEE;
use IEEE.std_logic_1164.all;
use work.exam.all;
Entity compute mod is
port (marks: in natural in range 0 to 10;
       grade: out GRADE TYPE);
End compute mod;
```





```
architecture Example of compute_mod is
begin
  process (marks)
  begin
       if marks < 5 then
              grade <= FAIL;
       elsif marks >= 5 and marks < 7 then
              grade <= PASS;
       else grade <= EXCELLENT;</pre>
       end if;
  end process;
end Example;
```



48

# Inferring Latches from If Statements: Exception for Variables

```
signal A, B, clk;
P1: process (A, clk)
  variable p: std_logic;
begin
  if clk = '1' then
       B \leq p;
       p := A;
  end if;
  end process;
```



# Inferring Latches from If Statements: Exception for Variables

```
P2: process (A, clk)
  variable q:std_logic;
begin
  if clk = '1' then
       q := A;
       B \leq q;
  end if;
end process P2;
end
```





```
Package PACK_A is
  type OP TYPE is (ADD, SUB, MUL, DIV);
end;
library IEEE;
use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
use work.exam.all;
Entity ALU is
port (OP: in OP TYPE;
       A, B: in unsigned (0 to 1);
       Z: out unsigned (0 to 1));
End ALU;
```





51

```
architecture Example of ALU is
begin
  process (OP, A, B)
      variable tmp: unsigned (3 downto 0);
  begin
      case OP is
             when ADD =>
                    Z \leq A + B;
             when SUB =>
                    Z \leq A - B;
```





```
when MUL =>
                     tmp := A * B;
                     Z <= tmp (1 downto 0);</pre>
              when DIV =>
                     Z \leq A / B;
       end case;
  end process;
end Example;
```





```
package COLLECT is
  type STATES is (S0, S1, S2, S3);
end;
library IEEE;
use IEEE.std_logic_1164.all, work.pack_b.all;
entity state_update is
port (curr state: in STATES;
       Z: out integer range 0 to 3);
end state_update;
```





```
architecture Example of state_update is
begin
   process (curr_state)
        variable tmp: unsigned (3 downto 0);
   begin
        case curr state is
                 when S0 | S3 =>
                          Z \le 0;
                 when S1 =>
                          Z \le 3;
                 when others =>
                          null;
        end case;
   end process;
end Example;
```



55

```
architecture Example of state update is
begin
   process (curr_state)
        variable tmp: unsigned (3 downto 0);
   begin
        Z \le 0;
        case curr state is
                 when S0 | S3 =>
                          Z \le 0;
                 when S1 =>
                          Z \le 3;
                 when others =>
                          null;
        end case;
   end process;
```

## **FSM Implementation**

```
architecture fsm_1 of fsm is
   signal cur_state: fsm_state;
   signal nxt state: fsm state;
State_change: process(clk, reset)
begin
 if (clk'event and clk=1)
  if reset = '1' then
        cur state <= S0;
  else
        cur_state <= nxt_state;</pre>
  end if;
 end if;
end process state change;
```





57

## **FSM Implementation**

```
Next_state_logic: process(cur_state, reset)
begin
 case cur_state is
         when SO =>
           if ready = '1' then
             nxt state <= S1;</pre>
           else
           nxt_state <= S0;
           end if;
        when $1 =>
           nxt state <= S2;</pre>
 end case;
end process;
```





58

## **FSM Implementation**

```
Output_logic: process(cur_state)
begin
 case cur_state is
        when SO =>
                 A \le '0';
                  B <= '0';
                 C <= '00";
                  D <= "00";
         when S1 =>
                 A <= '1';
                  B <= '0';
                 C <= '11";
                  D <= "01";
 end case
end process;
end;
```



#### 3 kinds of loop in VHDL

- While-loop
- For loop
- Loop

For-loop is supported by synthesis









61

```
architecture For_Loop of DEMUX is
begin
   process (A)
       variable tmp: integer range 0 to 3;
  begin
       tmp := To_integer (A);
       for J in Z'range loop
               if tmp = J then
                       Z(J) <= '1';
               end if;
       end loop;
  end process;
end Example;
```



```
library IEEE;
use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
Entity INCR is
port (clk: in std_logic;
        counter: out unsigned (1 downto 0));
end DEMUX;
architecture FLOP of INCR is
Begin
   process
   begin
        wait until clk = '1';
        counter <= counter + 1;</pre>
   end process;
```

End FLOP:



63

# Modeling Memories

- RAM can be modeled as registers
- Storage represented by array, bit vectors, or integers
- An address vector, converted to integer, is used to index the array
- Declaration of an array type and a signal of that type





# Asynchronous RAM

- Level sensitive device
- Model like a latch
- Behaviour model

```
Asynch_RAM: process (addr, din, we)

begin

if we = '1' then

RAM(to_integer (addr)) <= din;

end if;

end process;

dout <= RAM (to_integer (addr));
```



- Write operation is synchronous
- Have embedded registers that store address and data
- Read is asynchronous

```
Synch_RAM: process (clk)
   begin
        if rising edge (clk) then
                if we = '1' then
                        RAM(to integer (addr)) <= din;
                end if;
        end if;
   end process;
  dout <= RAM (to integer (addr));</pre>
```





- Have embedded registers that store address and data
- Differ in data they read when write is also performed

```
Synch_RAM: process (clk)
   begin
        if rising_edge (clk) then
               dout <= RAM (to_integer (addr));</pre>
               if we = '1' then
                       RAM(to integer (addr)) <= din;
               end if;
        end if;
   end process Synch_RAM;
```





- Have embedded registers that store address and data
- Differ in data they read when write is also performed

```
Synch_RAM: process (clk)
   begin
       if rising_edge (clk) then
               if we = '1' then
                       RAM(to integer (addr)) <= din;
               end if;
               dout <= RAM (to_integer (addr));</pre>
        end if;
   end process Synch_RAM;
```





- Have embedded registers that store address and data
- Differ in data they read when write is also performed
- Provides new data

```
Synch_RAM: process (clk)
   begin
        if rising edge (clk) then
               if we = '1' then
                        RAM(to integer (addr)) <= din;
                else
                       dout <= RAM (to integer (addr));</pre>
                end if;
        end if;
   end process Synch RAM;
```





Add enable input

```
Synch_RAM: process (clk)
   begin
        if rising edge (clk) then
                if en = '1' then
                        dout <= RAM (to_integer (addr));</pre>
                        if we = '1' then
                                RAM(to integer (addr)) <= din;
                        end if;
                end if;
        end if;
   end process Synch RAM;
```





### Pipelined RAM

- Add enable input
- Data may arrive too late un clock cycle
- Add a storage register to use this data in subsequent cycle

```
Pipelined RAM: process (clk)
  variable pipelined en: std ulogic;
  variable pipelined_dout: std_ulogic_vector (width -1 downto 0)
   begin
       if rising edge (clk) then
                if pipelined_en = '1' then
                        dout <= pipelined dout;</pre>
               end if;
                pipelined en := en;
```





### Pipelined RAM

```
if en = '1' then
                    pipelined_dout: =RAM(to_integer (addr));
            end if;
            if we = '1' then
                    RAM(to_integer (addr)) <= din;
            end if;
    end if;
    end if;
end process Pipelined RAM;
```





#### RAM Initialization

- For FPGA technology
- RAM can be loaded by initial contents
- Provides new data

```
Signal RAM : RAM_array := (X"0020", X"FC01", X"A0A0",
....
others => X"0000");
```



#### ROM

- ROM can be modeled as RAM
- Omit code for write operation
- We can use constants as code does not change

- Asynchrounous read
   dout <= ROM (to\_integer (addr));</li>
- For a small ROM synthesis tool can optimize it as a combinational logic



## Small ROM using case statements

```
decoder: process (bcd) is
  begin
       case bcd is
              when X"0" => seg <= "0111111";
              when X"0" => seg <= "0000110";
              when X"0" => seg <= "0000110";
              when others => seg <= "10000000"
       end case;
  end process;
```





## Small ROM using case statements





#### **Resolution Function**

```
Signal Z: wired_or bit;
....
Z <= To-bit (Y)
....
```



## **Block Statements**

```
entity Block_Statement is
port (cin, din: in bit;
       rec out: out bit);
end Block_Statement;
architecture Example of Block Statement is
   signal stat: bit;
begin
   B1: block
       signal stat: bit;
   begin
       stat <= cin and din;
       Example.stat <= cin or din;
```



24 Oct 18



## **Block Statements**

```
B2: block
signal stat: bit;
begin
stat <= B1.stat xor B2.stat;
rec_out <= B2.stat;
end block B2;
end block B1;
end Example;
```



79

# Thank You



