De0 Nano Board Demo

Sonal Gupta Vineesh VS

March 3, 2015

OUTLINE

De0 Nano Board

2 Using Quartus

Altera De0-Nano FPGA board is equipped with:

Featured device

- Altera Cyclone IV EP4CE22F17C6N FPGA
- 153 maximum FPGA I/O pins

Expansion header

 Two 40 pin Headers (GPIOs) provide 72 I/O pins, 5V power pins, two 3.3V power pins and four ground pins

General user input/output

- 8 green LEDs
- 2 debounced pushbuttons
- 4 position DIP switch

Clock system

On-board 50MHz clock oscillator

Power Supply

- USB Type mini-AB port (5V)
- DC 5V pin for each GPIO header (2 DC 5V pins)
- 2 pin external power header (3.6-5.7V)

Board Layout




Figure 1: De0-Nano Board front layout

Ref: Chapter 2 of De0-Nano User Manual

Board Layout




Figure 2: De0-Nano Board back layout

Ref: Chapter 2 of De0-Nano User Manual

General User Input/Output

- The 40 pin GPIO expansion headers can be used for input-output to the implemented hardware.
- 8 on chip LEDs can be used to display output.
- 2 push buttons and 4 dip switches can be used for input.

Refer to pages 12-20 of De0-Nano User Manual for more information on GPIO.

OUTLINE

De0 Nano Board

Using Quartus

Startup and Installation

- For using pc lab machines:
 - ssh -X student@10.107.32.<21-45>, password: student
 - Type quartus on terminal
- For installing quartus on Linux:
 - Copy setup using the following command: scp -r student@10.107.32.50/51:∼/Desktop/Quartus ~/Downloads
 - Refer to installation manual put on moodle.

Make a Project

- Start quartus and select *File > New Project Wizard*.
- Enter the directory name for project files and the name of your project (project name should be same as top level entity name).
- 3 Add or create new VHDL design file.
- Select Cyclone IV E in Family and EP4CE22F17C6 in device and click finish.


Ref: Page 46-49 from De0-Nano User Manual

Simulate using Modelsim

- On left hand side double click your design file under Project Navigator > Files to view and edit the code.
- Select Flow as RTL Simulation in Tasks pane and double click RTL Simulation.
- Quartus will compile the design and open Modelsim window.
- Switch to Modelsim window, go to Compile > Compile, select your testbench and hit compile.
- In *Library* pane, right click testbench entity name under *work* and select *Simulate*.
- In *Objects* pane, right click signal and select *Add Wave* to add signals to wave.
- Type run 100ns in transcript window to simulate for 100 ns.


Create Timing Constraints

- Switch back to Quartus window.
- Select Flow as Compilation and press Ctrl+L for full compilation.
- Open Tools > TimeQuest Timing Analyzer.




Create Timing Constraints

In Timing Analyzer window *Tasks* pane double click on *Create Timing Netlist*.



Create Timing Constraints

- Constraints > Create clock. Click on 3 dots near Target > List > add clock port.
- Write my_clk in clock name, specify time period and click Run.



Create Timing Constraints


- Double click on *Read SDC File*, *Update Timing Netlist* and *Write SDC File* in order.
- 2 It will create .sdc (Synopsys Design Constraints) file.

Timing Report

- Switch back to Quartus window and add the .sdc file manually to the project, if not done by the tool.
- Compile (ctrl+L) the design again (It will consider the .sdc file now).
- Go back to TimeQuest Timing Analyzer and double click on Report Timing under Custom Reports in the Tasks pane.
- Select From clock and To clock as my_clk and click Report Timing.


Timing Report

Slack positive for clk = 20ns



Timing Report

Slack negative for clk = 1ns



Other Timing Constraints


In addition to clock period, the following can be set under Constraints tab:

- Set Input Delay: Input to clock delay
- Set Output Delay: Clock to output delay
- Set Maximum/Minimum Delay: Input to output delay in case of combinational path

Experiment with these and observe changes in Timing Report (project_name.sta.rpt in output_files folder).

Programming DE0 Nano FPGA

Highlighted are the switches and LEDs we are going to use for the *counter*.



Programming DE0 Nano FPGA

Locations of the push button switches:

Table 3-1 Pin Assignments for Push-buttons

Signal Name	FPGA Pin No.	Description	I/O Standard
KEY[0]	PIN_J15	Push-button[0]	3.3V
KEY[1]	PIN_E1	Push-button[1]	3.3V

Programming DE0 Nano FPGA

Locations of the DIP switches:

Table 3-3 Pin Assignments for DIP Switches

Signal Name	FPGA Pin No.	Description	I/O Standard
DIP Switch[0]	PIN_M1	DIP Switch[0]	3.3V
DIP Switch[1]	PIN_T8	DIP Switch[1]	3.3V
DIP Switch[2]	PIN_B9	DIP Switch[2]	3.3V
DIP Switch[3]	PIN_M15	DIP Switch[3]	3.3V

Programming DE0 Nano FPGA


Locations of the LEDs:

Table 3-2 Pin Assignments for LEDs

Signal Name	FPGA Pin No.	Description	I/O Standard
LED[0]	PIN_A15	LED Green[0]	3.3V
LED[1]	PIN_A13	LED Green[1]	3.3V
LED[2]	PIN_B13	LED Green[2]	3.3V
LED[3]	PIN_A11	LED Green[3]	3.3V
LED[4]	PIN_D1	LED Green[4]	3.3V
LED[5]	PIN_F3	LED Green[5]	3.3V
LED[6]	PIN_B1	LED Green[6]	3.3V
LED[7]	PIN L3	LED Green[7]	3.3V

Programming DE0 Nano FPGA

From *Quartus* main window, Assignments > Pin Planner. Enter the pin numbers in the *Location* column. (*Clock_50 must be connected to PIN_R8* (50MHz clock))




Programming DE0 Nano FPGA

- Recompile (Ctrl+L)
- From *Quartus* main window, *Tools* > *Programmer*.
- Connect the board using USB cable.
- Select USB-Blaster in Hardware Setup.
- In case you face problem with Hardware Setup, refer to installation manual on moodle and run the Hardware Setup script as instructed.


Programming DE0 Nano FPGA

Click on Add File and select the .sof (SRAM Object File) file



Programming DE0 Nano FPGA

Click on Start to program the device




Verifying the design in FPGA Setup

- Go to Tools > Options > Internet Connectivity > TalkBack Options
- Tick on Enable sending TalkBack data to Altera


Verifying the design in FPGA Signal Tap II Logic Analyzer

Tools > SignalTap II Logic Analyzer




Verifying the design in FPGA

Select the hardware USB-Blaster and .sof file.




Verifying the design in FPGA

In Signal Configuration window, select Clock_50 for Clock




Verifying the design in FPGA

Go to the *Setup* tab and double-click to add the signals to which are to be monitored. In Filter, you may select *Pins: all*



Verifying the design in FPGA

- Compile the design again by clicking the Play button in the SignalTap Logic Analyzer.
- Once compilation is done, click on the button in red square, to program the device




Verifying the design in FPGA

Do Autorun Analysis to continuously monitor the signals from the FPGA board



Verifying the design in FPGA

Verify the design



Additional Information

Read about .sof, .cdf, .sda etc from Altera site.