	Tutorial 8
	7410110
	simulation of full Adder using behavioural
	modelling style of VHDL.
	library IEEE;
$-\parallel$	USE TEEE. STD-LOGIC - 1164 · ALL;
	USE IFFE . STD _ LOGIC - ARITH . ALL;
_#	USE TEFE. STD _ LOGIC - UNSINEB. ALL;
_#	entity FULLADD is
	Port (A: in STD-LOGIC;
_ _	B: in STO-LOGIC;
	C: in STD-LOGIC
	SUM: OUT STD-LOGIC;
	CARRY: Out STD-LOGIC);
	end FULLADD
	rchitecture Behavioral of AULLADD is
- Cs	Chille Beneviolen of the party
,	
k	egin
S	UM <= AXORB XORC;
	ARRY <= (A AND B) OR (C AND A) OR (C AND
e	nd Behavioral.

