


# Sequential logic Circuits

\* Flip - Flop : Memory Unit

Block diagram :




If  $Q = 1$ , then O/P is high  
 $\bar{Q} = 0$  , Must be Compliment of each other.

Conclusion on basis of Q.

If  $Q = 0$  , Low or RESET or CLEAR.  
 $\bar{Q} = 1$

\* NAND LATCH  $\rightarrow$  AS MEMORY



R-S FF  
USING NAND  
LATCH

Diagram showing two states of a flip-flop:

- (1) Assume  $Q_m = 0$ ,  $Q_n = 1$ . Label: "NOT complimur + invalid".
- (2) Assume  $Q_m = 1$ ,  $Q_n = 0$ . Label: "getting".

Handwritten notes:

- NOT changing memory**
- SET RESET**
- I/P**
- O/P**
- PRESENT STATE**
- $Q_m \quad Q_n$
- Invalid**
- NEXT STATE**
- $Q_{m+1} \quad Q_{n+1}$
- Invalid**
- Acting as memory because**
- Value is Repeating i.e we are getting what initially was stored.**

Table rows:

- 0 ... 0      1      0      0
- 0 ... 1      1      0      1
- 1      0      0      1      NO change.
- 1      1      1      1      NO change.

Annotations:

- When we assume  $Q$  as 1 we are getting + every time
- When we assume  $Q$  as 0 we are getting 0 every time


PROFESIONAL : 

TABLE

Table rows:

- S      R      I/P      O/P      Q      Next State
- 0      0      0      1      0       $Q = \bar{Q}$
- 0      1      1      1      1       $Q = \bar{Q}$
- 1      0      0      0      0      } MEMORY
- 1      1      1      1      1      NO change. ( $Q_m$ )

## \* NOR LATCH.



R-S FF  
USING NOR  
LATCH

I/Ps.



S	R
0	0
0	1
1	0
1	1

O/Ps.

$Q_m$
NO change. ( $Q_m$ )
0
1 } MEMORY

invalid

## \* RS Flip - Flop Using NAND and NOR Gates.



$X \Rightarrow \text{Don't Care}$

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

### T.T of Clocked SR

CLK	S	R	Q <sub>m</sub>
0	X	X	Q <sub>m</sub>
1	0	0	Q <sub>m</sub>
1	0	1	No change (Q <sub>m</sub> )
1	1	0	0
1	1	1	1

To isolate  
flip flop

$R = \bar{S} \text{ v.v.}$  Invalid.

Characteristic Table

CURRENT STATE	GIVEN	NEXT STATE
Q <sub>m</sub>	S	Q <sub>m+1</sub>
0	0	0
0	0	0
0	1	1
0	1	X
→ 1	0	1
→ 1	0	0
→ 1	1	0
1	1	1

Check only for no change condn

K-MAP

SR	00	01	11	10
0	0	0	X	1
1	1	0	X	1

$$Q_{m+1} = S + Q_m \bar{R}$$

\* Excitation Table for clocked F.F. (From C. Fab) R-S.

ET is a table in which, we want O/P and we have to decide I/P.


i.e Given : O/P

Find : I/P

I/P	O/P			
Q <sub>n</sub>	Q <sub>n+1</sub>	S	R	DON'T CARE
0	0	0	X	
0	1	1	0	
1	0	0	1	
1	1	X	X	

From characteristic Table.

### \* D- Flip - Flop



Clock	I/Ps	Q <sub>n</sub>	
0	X	Q <sub>n</sub>	$\left\{ \begin{array}{l} D = 0 \\ S = 0 \quad R = 1 \end{array} \right.$
1	0	Q = 0	$\left\{ \begin{array}{l} D = 1. \\ S = L \quad R = 0 \end{array} \right.$
1	1	Q = 1.	
1	1	Invalid	

# \* Characteristic Table

PREVIOUS/CURRENT  
STATE I/P

$Q_m$	$D$	O/P
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{m+1}$  → NEXT STATE

When  $D=0$  we get ~~no change~~ → whatever  $Q$  is zero (0).  
(3) it is repeated

When  $D=1$  we always get 1

From C. Table


$$\boxed{Q_{m+1} = D}$$

# \* Excitation Table. :- From C.Table

$Q_m$	$Q_{m+1}$	I/Ps.	O/Ps.
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1

$$\{ Q_{m+1} = D \}$$

## \* JK Flip-flop.



(To overcome  
↑ ↑ Invalid  
condn)

T.T for JK F.F.

Clock.	J	K	$Q_{m+1}$
--------	---	---	-----------

0

X X

$Q_m + 1.$

1

0 0

$Q_m$

1

0 1

0

1

1 0

1

1

1 1

0

$Q_m = 0 \ 1 \ 0 \dots$

$Q_{m+1} = 1 \ 0 \ 1 \ 0 \dots$

(Toggle state  
Race Around  
cond")  
OIP change cont.

## \* Characteristic Table

$Q_m$	J	K	$Q_{m+1}$
-------	---	---	-----------

0

0

0

0

1

0

0

1

1

0

1

1

1

0

1

1

0

0

1

1

1

1

1

0

( $\bar{Q}_m$ )

(1)

\* Excitation Table :

I/Ps		Q/Ps	
$Q_m$	$Q_{m+1}$	J	K
0	0	0	X <span style="color: purple;">DON'T CARE</span>
0	1	1	X
1	0	X	1
1	1	X	0

\* Conversion

\* → Conversion of SR - FF to JK FF

- 1 → Identify avail and req. FF
- 2 → Make characteristic table for req. FF
- 3 → Make excitation table for Available FF
- 4 → MR. Write Boolean expression for
- 5 → Draw the circuit.

1 → SR - Available

JK - Required.

2 → Characteristic table for req. i.e. JK FF.

$Q_m$	J	K	$Q_{m+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$\rightarrow$  Excitation table for avail. ie SR. FF

I/Ps		O/Ps	
$Q_m$	$Q_{m+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$\rightarrow$  4 SE PEHLE  
3rd table

Table for obtaining boolean expression

$Q_m$	J	K	$Q_{m+1}$	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

$\rightarrow$  K-Map for S

$Q_m$	00	01	11	10	$Q_m$	00	01	11	10
J	0	0	1	1	J	0	X	X	0
0	0	0	1	1	0	X	X	0	0
1	X	0	0	X	1	0	1	1	0

K-Map for R


SAME HERE

$$S = \overline{Q_m} J$$

$$R = Q_m K.$$

IF X then

make group of 4



Ques Convert JK-FF to D-Flip flop.

1 → JK - Available.

D.FF - Required

2 → Characteristic Table for req. i.e DFF.

$Q$	$D$	$Q_{M+1}$
0	0	0
0	1	1
1	0	0
1	1	1

$$Q_{M+1} = D$$

3 → Excitation table for avail. i.e JK

$Q_M$	$Q_{M+1}$	$J$	$K$
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

3<sup>rd</sup> table

$Q_M$	$D$	$Q_{M+1}$	$J$	$K$
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

K Map for J

$Q_M$	0	1
0	0	1
1	X	X

TREATED AS 1


$$J = D$$

K Map for K.

$Q_M$	0	1
0	X	X
1	X	0


SAME HERE

$$K = \overline{D}$$



## \* Registers :-

- Made up of  $M$  flip flops
- Storage device
- Capacity  $M$  bits.




## \* Shift Register


- Able to move data

Types


i) SISO : serial In serial Out.




ii) PIFO : Parallel In Parallel Out



iii) SIPO : Serial In Parallel Out






iv) PIPO : Parallel In Serial Out




Date \_\_\_\_\_  
Page \_\_\_\_\_

Data stored until next pulse in flip flop **CASSMATE**  
either rise or fall



↑ PULSE



Ques Determine no of flip flops needed to construct a register capable of storing 6 bits binary data  $\rightarrow 6$   
 → Decimal no upto 32  
 → Hexadecimal upto F  
 → Octal upto 10  $\rightarrow 8$

Decimal upto 32

$\hookrightarrow$  6 bits of binary no is req to store 32 in binary



i.e 6 ffs is req.

Hexa upto F (15) = 4 (1111)  
 = 4 ffs req.

5 FF TO BE  
USED

Ques. Show that status of 5 bit reg. for specified data input clocked pulse. Assume that reg. is initially clear.


I/P: 11010 (SISO)



Get 1 put at a time

i.e. AFTR EVERY CLOCK WE GET O/P  
IN RESP Q.


\* 81PO :




1011

	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Initially	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	1	0	1	1

\* P1PO : WE GET ALL BIT SIMULTANEOUSLY AFTER 4th CLOCK.




INPUT				OUT - PUT			
$I_3$	$I_2$	$I_1$	$I_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
1	1	0	0	1	1	0	0




## UNIT 4 :

$0 \rightarrow 3$  UP COUNTER  $3 \rightarrow 0$  DOWN ( $2FF$ )  $2^2 = 4$

Asynchronous Counter  
Logic



Synchronous Counter




- Output of 1st is clk for 2nd FF...
- Independent clk for each FF.
- Circuit simple for more FF.
- FF are not clocked simultaneously
- Delay is more

S, R, clk, J, K, D and T  $\Rightarrow$  SYNCHRONOUS  
Present, clear  $\Rightarrow$  ASYNCHRONOUS

Independent of clock, IP and change O/P of F.F.

\* Asynchronous counter using J and K (ONLY LOGIC)

→ PROVIDE TOGGLE CONDN).



clk.  
J=1  
Q=1  
FFA  
JB

ACT AS LSb

FB  
QB  
FFB  
KB  
 $\bar{Q}_B$

LAST AS MSB


\* Max count =  $2^N - 1$

Eg  $2^2 = 4 - 1 = 3$  ( $0 \rightarrow 3$ )

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_



$$\text{freq} = \frac{1}{\text{Time Period}}$$

$$\therefore f_B = \frac{f_C}{4}$$

(Divide by 4)  
↓ freq.

aka MOD 4 COUNTER.

[DEPENDS ON NO. OF FF.]

$$2^2 = 4$$



Clk	Q_B	Q_A	Decimal	
0	0	0	0	
(↓) 1st Pulse	0	1	1	
(↑) 2nd	1	0	2	
(↑) 3rd	1	1	3	
(↓) 4th	0	0	0	

Using  
⇒ UP  
COUNTER

$0 \rightarrow 3$

Q4 Design 3 bit Asym. UP counter.

Logic:




CLK	$Q_C$	$Q_B$	$Q_A$	Decimal
0	0	0	0	0
(+) 1 <sup>st</sup> Pulse	0	0	1	1
2 <sup>nd</sup>	0	1	0	2
3 <sup>rd</sup>	0	1	1	3
4 <sup>th</sup>	1	0	0	4
5 <sup>th</sup>	1	0	1	5
6 <sup>th</sup>	1	1	0	6
7 <sup>th</sup>	1	1	1	7
8 <sup>th</sup>	0	0	0	0

UP COUNTER (Upgoing)

$0 \rightarrow 7$

Q4 Design 3 bit Async. down counter.



O/P

O/P

O/P



Clk	$Q_C$	$Q_B$	$Q_A$	$\bar{Q}_C$	$\bar{Q}_B$	$\bar{Q}_A$	Decimal.
0 <sup>th</sup>	0	0	0	1	1	1	7
1 <sup>st</sup>	0	0	1	1	1	0	6
2 <sup>nd</sup>	0	1	0	1	0	1	5
3 <sup>rd</sup>	0	1	1	0	1	0	4
4 <sup>th</sup>	1	0	0	0	1	1	3
5 <sup>th</sup>	1	0	1	0	1	0	2
6 <sup>th</sup>	1	1	0	0	0	1	1
7 <sup>th</sup>	1	1	1	0	0	0	0
8 <sup>th</sup>	0	0	0	1	1	1	7.

↓ SING  
 DOWN  
 COUNT  
 R

( $7 \rightarrow 0$ )

### \* Designing Sync. FF.

- Decide no. of FFs.
- Excitation table of FF.
- [State diag.] and [circuit excitation table]
- Obtain simplified eqn using K-MAP
- Draw logic diagram.

Ques Design 2 bit sync. UP counter using JK FF.


→ As it is a 2 bit FF we need 2 JK FF.

→ Excitation table for JK

$Q_m$	$Q_{m+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

→ State diagram and circuit excitation table.

→ No of state =  $2^M = 2^2 = 4$  states



Circuit excitation table

Present State			Next State		I/P			
	$Q_1$	$Q_2$	$Q_1^*$	$Q_2^*$	$J_1$	$K_1$	$J_2$	$K_2$
00	0	0	0	1	0	X	1	X
00	0	1	1	0	0	1	X	1
01	1	0	1	1	X	0	1	X
10	1	1	0	0	X	0	X	1

Annotations:

- 1st FF: Points to the first column of the table.
- 2nd FF: Points to the second column of the table.
- PREV (PRESENT): Points to the first row of the table.
- FROM EXCITATION TABLE: Points to the transition from the present state to the next state in the table.
- STATE DIAG: Points to the state transition diagram.
- NEXT: Points to the second row of the table.

K-Map for  $J_1$

K-Map for  $K_1$

$Q_2$	0	1
0	0	1
1	X	X

$Q_2$	0	1
0	X	X
1	0	1

$$J_1 = Q_2$$

$$K_1 = Q_2$$

BECAUSE  
GIVEN

∴

K-Map for  $J_2$

		$\bar{Q}_2$
		$Q_1$
$\bar{Q}_1$	0	1
0	1	X
1	1	X

K-Map for  $K_2$

		$\bar{Q}_2$
		$Q_1$
$\bar{Q}_1$	0	1
0	X	1
1	X	1

$$J_2 = 1$$

$$K_2 = 1.$$

→ Draw logic diagram.

