

To understand the organization of the CPU let us consider the requirements placed on the CPU. The things that it must do,

### 1. Fetch Instruction

The CPU reads an Inst<sup>n</sup> from memory

### 2. Interpret Instruction

The instruction is decoded to determine what action is required

### 3. Fetch data


The execution of an instruction may require reading data from memory or an I/o module.

### 4. Process data


The Execution of an instruction may require performing some arithmetic or logical operation on data

### 5. Write data

The results of an execution may require writing data to a memory or an I/o module.



CPU with system bus.



Internal structure of C.P.U.

Fig. 1. shows a simplified view of a CPU indicating its connection to the rest of the system via the system bus.

The major components of the CPU are ALU and CU.

The ALU does the actual computation or processing of data.

The CU controls the movement of data and instructions into and out of the CPU and controls the operation of the ALU.

The fig. shows, a minimum internal memory consisting of storage called as registers.

- ② The fig shows, more detailed view of the CPU the data transfer and logic control paths are indicated including an element labeled as internal CPU bus.

This element is needed to transfer data between the various registers and the ALU.

There is a small collection of elements comprising CPU, I/O, memory

CPU: Control Unit, ALU and registers connected by data paths.

## Register Organization :- (13m)

user visible register

Control & status register

- general purpose

- Data

- Address

- Condition codes

(points to memory address) - program counter (PC)  
(next instr is stored)

Segment pointers - instruction Register  
(recent instruction)

Index pointers - Memory Address registers.

Stack pointers - Memory Buffer Register  
(fetches & display data)

- PSW (Program Status word)

- Sign - Equal

- Zero - overflow

- carry

Supervisor

Interrupt Enable/  
disable.

The registers in the CPU perform two roles:

1. user visible registers

This enables the machine or assembly language programmers to minimize the main memory references, by optimizing the use of registers.

2) General Purpose registers

Can be assigned to a variety of functions by the programmer.

Any general purpose register can contain the operand or any opcode in some cases; general purpose registers can be used for addressing fun? like register indirect, displacement.

### 2. Data Registers

May be used only to hold data and cannot be employed in the operation calculation of an operand address.

### 3. Address Registers

They are somewhat general purpose or they may be devoted to a particular addressing mode.

e.g. include the following:-

#### 1. Segment Pointer

In a machine with segmented addressing, a segment register holds the address of the base of the segment.

#### 2. Index Register

These are used for Index Addressing mode.

### 3. Stack Pointer

If there is a user visible stack addressing then typically the stack is in memory then there is a dedicated register that points to the top of the stack.

### Condition Code

also referred as flags

Condition codes are the bits set by the CPU hardware as the result of the operations for eg. an arithmetic operation may perform a positive, negative, zero or overflow result.

In addition to the result itself being stored in a register or a memory a condition code is also set.

### Control & Status Registers

There are a variety of CPU registers that are employed to control the operation on the CPU. Most of these, on most machines, are not visible to the user.

Some of them may be visible to machine instructions executed in a control or OS mode.

Four registers are essential to instruction exec.

1. Program Counter

Contains the address of the instruction to be fetched.

2. Instruction Register

Contains the instruction most recently fetched.

3. MAR

Contains the address of locations in a memory.

4. MBR

Contains a word of data to be written to memory or the word most recently read.

5. The CPU updates the PC after each instruction fetch so that the PC always points to the next instruction to be executed.

6. A Branch or Skip instruction will also modify the content of the PC.

7. The fetched instruction is loaded into an IR, where the opcode and operand specifiers are analyzed.

Q. Data are exchanged with the memory using the MAR and MBR.  
MAR connects directly to the address bus & the MBR connects directly to the data bus.

Ans: PSW

1. All CPU design include a register or a set of registers often known as the program status word that contains status information.

2. PSW contains conditional codes plus status information common fields or flags include:

① Sign

Contains the sign of the result of last arithmetic operation.

② Zero

Set when the result is zero.

③ Carry

Set if an operation resulted into an carry (Addition) or borrow (Subtraction).

It is used for multi word arithmetic operation.

④ Equal

Set if logical compare result is equal or equivalent.

③ overflow: It is a 1-bit register and it is used to indicate arithmetic overflow.

④ Interrupt Enable & Disable

Used to enable & disable the interrupt.


⑤ Supervisor: It is a 1-bit register (PS) of CPU.

Indicates whether the CPU is executing in supervisor or user mode.


## # Instruction Cycle (IM)

- Fetch
- Execute
- Interrupt

### \* Indirect Cycle




## # The Instruction Cycle



- \* MAR - Memory Address Register
- \* MBR - Memory Buffer Register
- \* PC - Program Counter
- \* IR - Instruction Register
- \* data flow fetch cycle

basically, how data of memory is transferred to CPU and available

### CPU



- \* data flow, Indirect Cycle

The exact sequence of events during an instruction cycle depends on the design of the CPU.

Let us assume that a CPU that employs a memory address register (MAR), a memory buffer register, program counter and instruction register.

- ② During the fetch cycle an instruction is read from memory; fig. shows the flow of data during the cycle.

This address is moved to MAR and placed on the address bus,

The CU-unit controls the memory read and the result is placed on the data bus and copied into the MBR and then moved to IR,

meanwhile the PC is incremented by 1 preparatory for next fetch.

The control unit examines the control of the IR to determine if it contains any operand specifier using indirect addressing

if so an indirect cycle is performed.


- ③ The eight most m bits of the MBR which contains the address sufficiency are transferred to the MAR.

Then the control unit request a memory read to get the desired output address of the operand into the MBR.

The fetch and indirect cycles are simple and predictable.

The execute cycle takes many forms; the form depends on which of the various machine instructions is in the IR.

This cycle may involve transferring data among registers, read or write from memory or I/O.



### \* Data flow Interrupt Cycle.

- ① The current contents of the PC must be same so that the CPU can receive the normal activities of the interrupt.

Thus, the content of PC are transferred to MBR to be written into memory.

The special memory location reserved for this purpose is loaded into the MAR from the control unit.

It might be a stack pointer, the PC is loaded with the address of the interrupt routine.

As a result the next instruction cycle will begin by fetching the appropriate first.