

UNIT 6:

Processor Organization

To understand the organⁿ of CPU. let us consider requir^t placed on the CPU. The things that it must to is Fetch instruction: The CPU reads an instruction from memory

ii) Interpret instructⁿs: The instruction is decoded to determine what action is required.

iii) Fetch data: The execution of an instructⁿ may req. reading data from mem. or an i.o. module

iv) Process data: The execution of an instruction may req. perform^g some logical and arith operⁿ on data

v) Write data: The result of an execution may req writing data to memory or an IOM




Fig 1: CPU WITH system BUS

Control Data Address

Bus

System Bus.




Fig 2: Internal Structure of CPU

Fig 1:

It shows simplified view of a CPU indicating its connections to the rest of the system via the system bus

- The major components of the CPU are ALU and CU
- The ALU does the actual computⁿ or processing of data
- The CU controls the mov^t of data and instruction into and out of the CPU and controls operation of ALU
- The figure shows a minimal internal mem. consisting of storage called as registers

Fig 2:

The fig shows more detailed view of CPU. The data transfer and logic control paths are indicated including an element labeled as internal CPU bus

→ The element is needed to transfer data b/w the various reg. and the ALU

→ There is small collection of elements.


Computer: CPU, IO, Mem.

CPU: CU, ALU, Register connected by data paths

* Register Organization

13 Marks

USED BY PROGRS



The reg. in the CPU performs 2 roles

→ User Visible regs.

→ These enable machine / ASM progs to minimize main mem. references by optimizing use of regs.

→ General Purpose Reg: Can be assigned to a variety of funcⁿ by the progs.

→ Any GPR can contain the operand for any Opcode

→ In some case GPR can be used for addressing funcⁿs like reg^r indirect, displacement

→ Data Registers: May be used to hold only data & can not be employed in calculⁿ of an operand address

→ Address Regs: They are some what GR or they may be devoted to a particular addressing mode

Eg: Include the following

→ Segment Ptr: In a machine with segmented addressing, a seg reg holds the address of the base of the segments

→ Index Reg: These are used for Index Addressing Mode

→ Stack Pointer: If there is a user visible stack addressing then typically the stack in the mem & there is a dedicated reg that points to the top of the stack.

→ Condition Code: Also referred as flags:

CC are bits set by the CPU hardware as the result of the operⁿs

Eg: An Arithmetic operⁿ may perform a +ve, -ve, zero or overflow result. In addⁿ to the result itself being stored in a reg or mem. a condⁿ C is also set

IN CMP it just change flag does not store result
ADD it changes flag and store result also.

→ Control and Status Reg:

There are a variety of CPU registers that are employed to control the Operⁿ of CPU most of these, on most machine are not visible to the user.

→ Some of them may be visible to machine instructions executed in a control or OS mode.

→ 4 regs are essential to instruction executⁿ

i) Prog Counter: Contains add of inst. to be fetched

ii) Instruction Reg: Contains the inst most recently fetched

iii) MAR: Mem Add Reg i.e. Contains the add. of locⁿ in mem.

iv) MBR: Contains a word of data to be written in mem or the word most rec. read.

→ The CPU updates the PC after each instruction fetch so that the PC points to next inst. to be executed

→ A branch or skip inst. will also modifies the content of the PC

→ The fetch inst is loaded into an IR where the opcode & operand specifier are analyzed

→ Data are exchanged with mem using MAR and MBR.

MAR connects div. to the add. bus

MBR

data bus

→ Prog status word

All CPU design include a reg or a set of regs often k1a PSW that contains status informⁿ

→ PSW contains condⁿ codes + status informⁿ, common fields or flags include

→ Sign: Contains sign of the result of last arithmetic operⁿ

→ Zero: Set when result is zero

→ Carry: Set if an operⁿ resulted in a carry (ADD) or borrow (SUB) **NO BORROW FLAG**

It is used for multiword arithmetic inst

→ Equal: Set if logical compare res. is equality

→ Overflow: Used to indicate arithmetic overflow

→ Interrupt E/D: Used to enable or disable interrupts

→ Supervisor: Indicated whether the CPU is executing in supervisor or usermode

MOVE

TO

END

OF

CODE

SEGMENT

..


~

* Instruction Cycle


13 MARKS

- Fetch
- Execute
- Interpret & Interrupt.

* Indirect Cycle




* The Instruction Cycle.



MAR: Memory address Reg
 MBR: Memory Buffer Reg
 PC: Prog. Counter
 IR: Instruction Reg.

Data flow
 fetch cycle

*




Data flow
 Indirect Cycle
 DETAILED FIG OF
 FIG 1

The exact sequence of event during an inst cycle depends on the design of the CPU

- Let us assume that a CPU that employs a memory AR, a MBR, PC and Instruction Reg.
- During the fetch cycle an inst is read from memory figure shows the flow of data during this cycle
 - The PC contains the add of the next inst to be fetched this add moved to MAR and placed on the address Bus
 - The CU request the mem read and the result is placed on the data bus & copied into the MBR then moved to IR.
 - Meanwhile the PC is incremented by one preparatory for the next fetch.
 - Once the fetch cycle is over the CU examine the content of IR to determine if it contains an operands specifier using indirect addressing
 - If so an Indir. cycle is performed

3rd
dig

- The right most n bits of MBR which contains the add. ref are transferred to the MAR +
- Then the control unit req. a mem. read to get the desired add of the operand into the MBR
- The fetch and indir cycle are simple and predictable
- The execute cycle takes many forms, the form depends on which of the various machine inst. is in the IR.
- This cycle may involve transferring data among reg, R/W from mem or IO



Data flow Interrupt Cycle.

- The current content of PC must be same so that the CPU can resume normal activity after interrupt.
- Thus the content of PC are transferred to MBR to be written into memory.
- The special mem. locⁿ reserved for this ^{purpose} is loaded into MAR from the control unit.
- For Eg. It might be a stack pointer.
- The PC is loaded with the add. of the interrupt routine.
- As a result next inst. cycle will begin by fetching the appropriate inst.

mov rax, 1

syscall

resume
PC → mov rax
From any task
to other (next) task
where PC is pointing