

Multiplication (unsigned)

Multiplicand (11) — 1 0 1 1

Multiplicand (13) — $\begin{array}{r} \times 1 1 0 1 \\ \hline \end{array}$

1 0 1 1

0 0 0 0 +


1 0 1 1 + +

1 0 1 1 + + +

Partial product

(143) → 1 0 0 0 1 1 1

Actual Product.



Multiplication involves the generation of partial products one for each digit in the multiplier. These partial products are then summed or done summation to produce the final product.

When the multiplier bit is zero, the partial product is zero.

When the multiplier is 1, the multiplicand is the partial product.

The total product is produced by summing the partial products.

For this operation, each successive partial product is shifted one position to the left relative to the preceding partial product.

The multiplication of two N bit binary integers results in a product of upto $2N$ bits in length.

⇒ Description about the flow chart.

The multiplier and multiplicand are loaded into two registers Q & M respectively.

A third register i.e 'A' register is also needed and is initially set to zero.

There is also a 1 bit register initialize to zero which holds a potential carry bit resulting.

from addition.

Control logic reads the bits of the multiplier one at a time.

If $Q_0 = 1$, then the multiplicand is added to the A register and the result is stored in the A register with the C bit used to overflow.

The all of the bits of C, A & Q register are shifted to the right 1 bit so that the C bit goes into A_{n-1} , A_0 goes into Q_{n-1} and Q_0 is lost.

If Q_0 is zero, then no addition is performed just shift C, A and Q.

This process is repeated for each bit of the original multiplier.

The resulting $2N$ bit product is contained in the A and Q registers.

Multiplicand - 11 (M) - 1011
Multiplier - 13 (Q) - 1101

C A Q M .

0 0000 1101 1011 ← initial values

0 1011 1101 1011 Add (A \leftarrow A + M) } 1st cycle
0 0101 1110 1011 Shift Right }
A = 0000
m = 1011
A = 1011

0 0010 1111 1011 Shift Right & 2nd cycle.
3rd cycle

0 1101 1111 1011 Add (A \leftarrow A + M) } 3rd cycle
0 0110 1111 1011 Shift Right }
A = 0010
m = 1011
A = 1101

1 0001 1111 1011 Add (A \leftarrow A + M) } 4th cycle
0 1000 1111 1011 Shift Right }
A = 1101
m = 1011
A = 0001

Product in A, Q.

1000 1111 = (143)

When $Q_0 = 1$ then Add enlivo

$Q_0 = 0$, Shift right

Date: _____

Page: _____

Multiplicand = $5 \cdot (m) = 0101$

Multiplicator = $3 \cdot (Q) = 0011$

C A Q M

0 0000 0011 0101 ← Initial values

0 0101 0011 0101 (Add $A + M$)

0 0010 1001 0101 Shift right

4th cycle

$A = 0110$

$m = 1011$

$A = 1 \boxed{1} 0001$

0 0001 0000 0101 (Add $A + M$)

0 0111 1001 0101

0 0011 1100 0100 (Shift right)

0 0001 1110 0100 Shift right

0 0000 1111 0100 Shift right

Product is in A, Q.

1st cycle

$A = 0000$

$m = 0101$

$A = 0101$

2nd cycle

0101

0001

$15 = 1111$

Multiplicand = 6 = M = 0110

Multiplier = 8 = Q = 1000

C A Q M

0 0000 1000 0110 Initial value.

0 0000 0100 0110 Shift eight

0 0000 0010 0110 Shift eight

0 0000 0001 0110 Shift eight

0 0110 0001 0110 Add (A = A + m)

0 0011 0000 0110

$$\begin{array}{r}
 A = 0000 \\
 + m = 0110 \\
 \hline
 A = 0110
 \end{array}$$


Product is in A, Q

$$\therefore 6 \times 8 = 48 = 00110000$$

48

Booth's Algorithm for 2's complement multiplication

*enlive
Date: _____ / _____ / _____
Page: _____



The multiplier and multiplicand are placed in the Q and m registers respectively.

There is also a 1 bit register placed logically to the right of the least significant bit Q_0 of the Q register and Q_{-1} .

The results of multiplication will appear in A and Q registers. A and Q_{-1} are initialized to 0.

Control logic scans the bit of the multiplier
1 or 2 times.

If 1st bit is examined the bit to its right is
also examined.

If the two bits are the same (1-1 or 0-0) then all of the bit of A, Q & Q-1 register are shifted to the right 1 bit. If the two bits differ then the multiplicand is added to or subtracted from the A register depending on whether the 2 bits are 01 or 10.

Following the add or sub the right shift occurs for either case. The right shift is such that the left most bit of A namely A_{n-1} not only is shifted into A_{n-2} but also remains A_{n-1} .

This is required to preserve the sign of the number in A and Q.

It is known as an arithmetic shift because it preserves the signed bit.

$$D = A = A - m$$

$$D = 1$$

~~11~~ = Shift
~~00~~

$$A \leftarrow A + m$$

envelope

Date:

Page:

~~Q₀~~ multiplicand = 7 = 0111 (m)

~~multiplier~~ = 3 = 0011 (a)

A	Q ₀	Q ₋₁	M
0000	0011	<u>0</u>	0111

Initial value

1001	0011	0	0111
1100	1001	<u>1</u>	0111

$A \leftarrow A - m$ } 1st
Shift right }

1100	0100	<u>1</u>	0111
------	------	----------	------

Shift right } 2nd.

0101	0100	1	0111
0010	1010	<u>0</u>	0111

$A \leftarrow A + m$ } 3rd.
Shift right }

0001	0101	0	0111
------	------	---	------

Shift right } 4th.

Product in A, Q :

$$21 = 0001\ 0101$$

1st.

$$A = 0000$$

$$A = 1110$$

$$m = 0111$$

$$m = 0111$$

$$\boxed{1} 1001$$

$$\boxed{1} 0101$$

X Y O/P B

0 0 0 0

0 1 1 1

1 0 1 0

1 1 0 0

Ques

-7 \leftarrow Multiplicand (M)
+3 \leftarrow Multiplier (Q)

Ques

$$7 \rightarrow 0111$$

$$1's \rightarrow 1000$$

$$\text{Add } 1 = 1001 \leftarrow 2's$$

$$\therefore (7) \rightarrow 1001 \quad M$$

$$(3) \rightarrow 0011 \quad Q$$

$$\begin{array}{r}
 A \quad Q_0 \quad Q_{-1} \quad M \\
 0000 \quad 0011 \quad 0 \quad 1001 \quad \text{Initial Step} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 0111 \quad 0011 \quad 0 \quad 1001 \quad A \leftarrow A - M \\
 0011 \quad 1001 \quad 1 \quad 1001 \quad \text{Shift eight} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 0001 \quad 1100 \quad 1 \quad 1001 \quad \text{Shift eight} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 1010 \quad 1100 \quad 1 \quad 1001 \quad A \leftarrow A + M \\
 0000 \quad 1010 \quad 1 \quad 1001 \quad \text{Shift eight} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 1110 \quad 1011 \quad 0 \quad 1001 \quad \text{Shift eight} \\
 \hline
 \end{array}$$

Product is in A, Q.

Take 1's = 1110 10011

$$0001 \ 0100$$

Add 1

$$\begin{array}{r}
 A \quad 0000 \quad A \quad 0001 \quad 0001 \ 0101 \\
 M \quad 1001 \quad \hline \quad 1001 \quad \hline \\
 \hline
 0101 \quad 1010
 \end{array}$$

Multiplicand $M = -6$

Multiplier $Q = 5 = 0101$

0110

10

$A \leftarrow A - M$

Take 1's Comp - 1001

Add 1 - 1001

+ 1

$\underline{1010}$

01

$A \leftarrow A + M$

11,00 shift

A	Q	$Q-1$	M	
0000	0101	0	1010	Initially .

0110	\rightarrow	0101	\rightarrow	$\underline{\underline{0}}$	1010 } First cycle
0D11		$\underline{0010}$		$\underline{1}$	1010 } Shift eight

1101	\rightarrow	0010	\rightarrow	$\underline{1}$	1010 } Second cycle
1110		$\underline{1001}$		$\underline{0}$	1010 } Shift eight

0100	1001	0	1010 }	Third cycle
0010	$\underline{0100}$	$\underline{1}$	1010 }	Shift eight

1100	0100	1	1010 }	Fourth cycle
1110	$\underline{0010}$	0	1010 }	Shift eight


1110 0010

Take 1's 0000 0010

Add 1	0000	00010	1101	
	-	-		$+$
			$\underline{1}$	
			$\underline{1111}$	

1110 0010

0001	1101		
-	-		$+$
$\underline{0001}$	$\underline{1110}$		



Division of unsigned binary Integer .


First the bits of the dividend are examined from left to right until the sets of the bit examined represents a number greater than or equal to the divisor. This is referred to as the divisor this is being able to divide the no.

until this event occurs zero's are placed in the quotient from left to right.

when the event occurs a one is placed in the quotient and the divisor is subtracted from the partial dividend.

The result is referred as partial remainder the process continues until all the bits of the dividend are exhausted.

flowchart for unsigned binary Division



Quotient in Q

Remainder in A

Figure shows a machine algorithm that corresponds to the long division process.

1. The divisor is placed in the M register,
2. the dividend in the A register.
3. At each step, the A and Q registers together are shifted to left by 1 bit.
4. M is subtracted from A to determine whether A divides the partial remainder.
5. If it does then Q_0 gets a one bit otherwise Q_0 gets a zero bit and M must be added back to A to restore the previous value.
6. The count is then decremented and the process continues for N steps.
7. At the end the quotient is the Q register and the remainder is in the A register.

Algorithm for division of signed integers.

1. load the divisor into the M register and the dividend into A and Q register.
The dividend must be represented as a 2^N bit 2's compliment no.
2. Shift A, Q left one bit position
3. If m and A have the same sign, perform
 $A \leftarrow A - M$
 Otherwise $A \leftarrow A + M$
4. The proceeding operation is successful if the sign of A is the same before and after the operation.
 - If the operation is successful, if $A = 0$, then set $Q_0 \leftarrow 1$.
 - If the operation is successful and $A \neq 0$, then set $Q_0 \leftarrow 0$ and restore the previous value of A.
5. Repeat steps 2 through 4 as many times as there are bit positions in Q.
6. The remainder is in A, if the signs of the divisor and dividend were the same.

then the quotient is in Q, otherwise the correct quotient is the 2's complement of Q.

Ques $7 \div (-3)$ or $7 \div (-3)$

$$D = Q \times V + R$$

↑ divisor

Q = 7 (dividend)

m = 3 (divisor)

e.g. $7 \div 3$.

A A A A Q Q Q M

0000 0111 0011 Initial value

↓ 1101 = 1011 - 0011

1st cycle

A = 0000

m = 0011

0000 1110 0011
↓ 1101
0000 1110 0011

Shift left } 1st
Subtract } cycle
Restore

① 1101

2nd cycle

A = 0001

m = 0011

diff 0001 1100 0011
↓ 1110 1011
0001 1100

Shift left } 2nd
Subtract } cycle
Restore

② 1110

3rd cycle

A = 0011

m = 0011

diff 0011 1000 0011
↓ 1100
0000

Shift left } 3rd
Subtract } cycle
Set Q₀ = 1

carry forward 0000 1001 0011

↓ 1001 0011

Shift left } 4th
Subtract } cycle
Restore

4th cycle

A = 0001

m = 0011

③ 1110

Remainder = 0001

Quotient = 0010.