	Organization classmate Date
	UNIT 6:
	()
	Processor Organization
-	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	To understand the organ of EPV. Let us consider
-	requit placed on the CPU. The things that
-	it must to is Fetch instruction: The CPV reads
+	an instruction from memory
+	in Interpret Instruction is decoded
+	to determine what action is rigured.
The second second	ii) Fetch data The execution of an instruct n may
-	req. reading data from Mem. or an i.o. module
-	in Process data: The execution of an instruction
-	may req. perform some logical and arith oper
1	on data
1	vy Write data : The result of an execution
1	may req writing data to meniony or an IOM
	REG.S
1	in equations of the proof of th
	ALO
1	in march has all the sale dark at 1
1	CONTROL
	UNIT
	The sense defended deposite to the of the
	Control Data Address
	Fig. : CPU With BUS ISUS
	System Bu.
1	
1	in a land mandaly was been at a






Fig2: Internal Structure of CPU

Fig 1:

Of shows simplied view of a CPU indicating its connections to the rest of the system via the system bus

The major components of the CDV are ALV and CV the ALV does the actual computer or processing of data

The W controls the movt of data and instruction into and out of the CPV and controls operation of ALV

of storage called as regulers

Fig 2!


The fig shows more detailed view of CPV the data transfer and togic control paths are indicated including an element labeled as internal CPV bus

	The element is needed to transfer data b/w
	the various reg. and the ALU
	There is small couldion of elements."
	Computer: CPU, IO, Mem.
	CPU: CU, ALV, Register connected by data paths
1 1	of pure their the start be used to hold or -
*	Register Organization
	\$2.10 ft. ft. 1
Borks	RO
- 61	The Andrews Pearly May was shown the on they
11560	
0/	> Vser Visible Reg Control and Status Reg. 1
PROGRES	- General Perpose - Program Counter PO
24	- Data Segment pointers - Instruction Reg
100	- Condition Codes Stack Ptrs - Mem Buffer Reg
	L. CMP, JUMP RDI - PSW (Prog Status)
	FLAG REG MODIFYES
13371	→ Zeo
- 687	PC - ment line
	IC - conject line which is executing > Equal
	-> Inteript Eyable Dis
	- Super visor
11 2	Distribution (4) and the 2 Moles is well
	The reg. in the CPU performs 2 roles
	> User visible regs.
	Just enable machine / 1811 pag
1	→ User Visible regs. → There enable machine / ASM progres to minimize main mem. references by optimizing use of
	rigs.
N	- Coveral Perpose Reg. Lan se
-	a varity of funct by the progre.

-> Any GPR can contain the operand for any Juncas like regrindirect, displacement Data Registers: May be used to hold only data & can not be employed in calcular of an operand address he devoted to a perticular addressing made Eg: Include the following -> Segment Ptr: In a machine with signented addressing a seg reg holds the address of the base of the signesite -> Index Reg: These are used for Index Adobussing Mode Stack Pointer: I) there is a user visible Stack addressing then typically the stack in the mem & there is a decicated neg that points to the top of the stack. CC are bits set by the CPV hardware as the result of the open of tre, ve, zero or overflow result. In addin mem. a cond of c is also set IN CMP it pust change trag does not store nesult ADD it changes flag and stone result also.

_	
	There are a varity of CPV registers that are employed to control the Open of CPV most of
4	There are a varity of CPU registers strat and
3.4	employed to control the Oper of CPU most of
_	Some of them made are not visible to the uses.
_	executed in a control or isible to machine instructs
	executed in a control or os mode.
	verys we essential to imprinction, execut
	ir Prog Counter: Contains add of inst. to be
	fetched
3	i'v Omburction Reg: Contains the inst most
30	recently fetched.
	iii) MAR: Mem Add Reg 00 Contains the
	add. of loc" in men.
	iv) MBR: Contains a word of data to be written in mem or the word most rec.
	written in mem or the word most rec.
	Alod.
->	the CPV: updates the PC after each instruction fetch so that the PC points to mest inst. to
4	fetch so that the PC points to mest inst. to
	be executed
-	A branch or skip inst. will also modifies the
	content of the PC
	The fetch inst is loaded into an IR where the
	The fetch inst is loaded into an IR where the opcode & operand specifier are analyzed. Data are exchanged with mem using MAR and
=	Data are exchanged with mem using MAR and
	MBR.
	MAR connects dui. to the add bus
	MBR data bus
	All CDV desgn include a reg or a set of
	Prog status word All CDV desgn include a reg or a set of regs often kia PSW that contains status inform

PSW contains cond codes + status infor common fields or flags include Sign: Contains sign of the result of of Zoro: Set when resut ~ Cavry! Set if an oper or resulted in a carry (40) or borrow (sub) It is used for multiword acithinate inst ~ Equal: Set if logical compare res. is equality -> Overflow: Osed to indicate arithmatic overflow ~ Interrupt E/D: Used to enable or disable interrupt summer support of the state of the -> Supervisor: Indicated wheter the CPV is executing in supervisor or usermode



The exact sequence of event during an inst cycle depends on the design of the CPU Let us assume that a CPV that employees a memory AR, a MBR, PC and Instruction Reg. Dwing the fetch cycle an inst is read from memory figure shows the flow of data during this agale The PC contains the add of the nxt ust to be futched this add moved to MAR and placed on the addiess Bus The CV request the year read and the liesuit is placed on the data bus & copied into the MBR then moved to IR. -> Meanwhile the PC is Inted by one preparatory for the next fitch. Once the fetch cycle is over the CV examine the content of IR to determine it it contains an operands epecifier using indirect addressing If so an Indir. cycle is performed add ref are transored to the MAR + -> Then the control unit req. a men. read to get the desired add of the operand into the MBR The fetch and indir agree are simple and predictable The execute cycle takes many forms, the form depends on which of the various machine just. us in the IR. This tycle may involve transferring dota among reg, RIW from mem or IO

5	
	СРО
*	
	PC MAR > Memory
· · · · · · · · · · · · · · · · · · ·	MBR H
1.0	
	A D C
	Dater flow Interverent Cycle.
	July July Christian Christian
	The august conti & of BC
,	The current content of PC must be same so That the CPV can resume normal activity after
	and the CPO can resume mornial activity after
	interrupt.
\rightarrow	Thus the content of PC are transferred to moveras.
	MBR to be written julo nemore
	for this tout is loaded into MAR Resume
	for this that is loaded into MAR Resume
	from the control Unit
-> for	from the control Unit From any task To other (not) task where PC is pointy
). Where PC is pointy
	The PC is loaded with the add of the interrupt
	uputine
	As a result not inst. cycle will begin by fetching the appropriate inst.
	At a serial that the safety sa
	une apprepriede ins.