




## SMV Several versions exist, we will use Cadence SMV http://www-cad.eecs.berkeley.edu/~kenncmil/smv/ Familiarize yourself via the tutorial at http://www-cad.eecs.berkeley.edu/~kenncmil/tutorial.ps You should preferably use it in an online mode by trying out the examples, rather than offline reading. We will have a full case study in a later class.



# Before starting ... If a property is false, a counter-example trace is generated. Details of counter-example generation algorithm is not covered in our course. We only present and discuss model checking as a yes/no decision procedure in class with no other output. However, Studying the counter-example trace is of utmost importance for detecting errors in your design, when you are using Cadence SMV as a validation tool.





## A combinational circuit module main(req1, req2, ack1, ack2) (number of the combination of the combination

## Inputs and outputs Input signals come with finite types Can assume any valuation within that type. SMV has to try out all possible valuations of all input signals. Output signals are computed from input In our combinational circuit, they are simple boolean formulae of inputs.

Abhik Roychoudhury, CS4271 lectures

```
Verifying the circuit

• reqI = I, req2 = I, ackI = 0, ack2 = 0

• Combinational circuit, this state repeats forever.

• A counter-example trace for serve

• serve is a propositional property

• For sequential circuits, we verify temporal properties specified in LTL.

• Temporal properties were discussed earlier!
```

```
A slight modification

module main(req1, req2, ack1, ack2)

{
input req1, req2 : boolean;
output ack1, ack2 : boolean;

ack1 := req1;
ack2 := ~req1 & req2;

serve: assert (req1 | req2) -> (ack1 | ack2)
}

Abbik Roychoudbury, C54271 lectures
```


```
A slight modification

• ackl is set whenever
• reql is set

• If reql is always set
• This will starve ack2

• Need a bit of memory to remember for how long reql is set
• A sequential circuit ...
```

```
Modeling sequential circuits
module main(req1, req2, ack1, ack2)
    input real, rea2 : boolean:
    output ack1, ack2 : boolean;
    bit : boolean; // a latch has been added
    next(bit) := ack1;
    ack1 := bit ? req1 & ~req2 : req1;
    ack2 := bit ? req2 : req2 & ~req1;
                           Abhik Roychoudhury, CS4271 lectures
▶ 13
```



### Assignment statement in SMV

- Assignments for ack I and ack2 signals are conditional.
- > SMV also allows direct usage of (see manual)
  - If-then-else statement
  - Case statement
- ▶ Assignments may involve the next operator
- Value of a signal s in the next clock cycle is computed using the value of various signals (possibly including s) in the current cycle.

15 Abhik Roychoudhury, CS4271 lectures

### Properties to be proved

- ▶ Cadence SMV allows user to specify properties in LTL.
- Properties are distinguished via assert keyword.
- There is an option to verify all LTL properties described in your spec. file.
- You can also assume properties to prove other properties
- More about this later ...

16 Abhik Roychoudhury, CS4271 lectures

### Starvation of low priority req.?

- module main(req1, req2, ack1, ack2)
- input req1, req2: boolean;
- output ack I, ack2: boolean;
- bit : boolean; // not initialized
  - next(bit) := ack1;
- ackl := bit ? reql & ~req2 : reql;
- ack2 := bit ? req2 : req2 & ~req1;
- no\_starve:assert G F (~req2 | ack2);


▶ 17


Abhik Roychoudhury, CS4271 lectures


### Exercise


- ▶ Draw the underlying state machine for this SMV specification.
- Verify the non-starvation property manually using this state machine.
  - ▶ GF denotes infinitely often
    - ▶ GF (~req2 | ack2) denotes infinitely often
      - □ Either req2 is not set,
      - $\square$  Or ack2 is set.


Abhik Roychoudhury, CS4271 lectures ▶ 18














### So we need to assume ...

- Assume infinite occurrences of states with no pending requests
  - $\triangleright$  N\_fair: assert G F  $\sim$  (N\_s & N\_g);
  - S\_fair: assert G F ~(S\_s & S\_g);
  - $\blacktriangleright$  E\_fair: assert G F  $\sim$ (E\_s & E\_g);
- In the controller implementation these fairness constraints will have to be ensured.

> 25

> 27

Abhik Roychoudhury, CS4271 lectures


### Verification • We instruct SMV to explore only fair paths. • using N\_fair, S\_fair, E\_fair • prove N\_live, S\_live, E\_live • assume N\_fair, S\_fair, E\_fair; • In general, we can instruct SMV to assume any arbitrary temporal property • Corresponds to implementation details which are not modeled in SMV, but are required for verification. • A very useful feature, from my personal experience! • Use of implementation assumptions which are temporal properties!

Abhik Roychoudhury, CS4271 lectures

**≥** 26

## Exercises Try out the traffic light controller verification. Fix the counter-example(s) obtained. Try out an alternate modeling where NS\_lock is simply defined by the eqn NS\_lock := N\_g | S\_g Look under ./doc/smv/examples/traffic contains other versions of the controller

Abhik Roychoudhury, CS4271 lectures



```
Overall structure

MODULE main() {
    pl : processor(a.GRANTI, s.RESP);
    p2 : processor(a.GRANT2, s.RESP);
    s : slave(a.GRANT1, a.GRANT2);
    a : arbiter(pl.REQUEST, p2.REQUEST);

mutex: assert G( ~(a.GRANTI & a.GRANT2) );
    nostarvel: assert G( pl.REQUEST -> F a.GRANT1 );
    nostarve2: assert G( p2.REQUEST -> F a.GRANT2 );
    using mutex prove nostarve1, nostarve2;
    assume mutex;
}

Abbik Roychoudhury, C54271 lectures
```

```
Advantages

Can now under-specify the arbiter.
Advantages
No need to worry about implementation details.
Verification not dependent on specific arbitration policy.
Can thus even deliberately under-specify!

MODULE arbiter(REQUESTI, REQUEST2)

GRANTI, GRANT2: boolean;
next(GRANT1): = case{
    REQUEST1: {0,1};
    default 0;
}
next(GRANT2): = case{
    REQUEST2: {0,1};
    default 0;
}

Abhik Roychoudhury, CS4271 lectures
```

### Composing modules

- Your design consists of a number of components
  - ▶ Each component is a module
  - Default composition of modules is synchronous.
  - Asynchronous composition is enabled by declaring each component as process in the main module.

▶ 31

Abhik Roychoudhury, CS4271 lectures

### **Assigning Signals**

- Within a module
  - A signal can be assigned through "default" block nestings as shown in traffic light controller
  - Or, a less error-prone method is use a switch statement (called "case" in SMV).
  - This is illustrated in the following example.

32

Abhik Roychoudhury, CS4271 lectures

### Example: ABP

- Alternating bit protocol
  - Sender
  - Receiver
  - Data\_Chan
  - Ack\_Chan
- ▶ Sender sends msg with bit 0
- ▶ Receiver sends ack with bit 0
- ▶ Sender sends msg with bit I
- Receiver sends ack with bit I

▶ 33

Abhik Roychoudhury, CS4271 lectures

### Example: ABP

- ▶ Both channels are lossy
  - Msg / Ack may be lost
  - Fairness is needed for progress of the protocol.
  - Msg / Ack cannot be dropped forever.
- Sender resends message until an ack with the expected bit is received
- Receiver resends previous ack until a message with the expected bit is received.

▶ 34

Abhik Roychoudhury, CS4271 lectures

# Protocol Architecture msg one\_bit\_chan output receiver R one\_bit\_chan ack\_chan Abbik Roychoudhury, C54271 lectures

```
module main
{ S:process sender(ack_chan.output);
 R:process receiver(msg_chan.output);
 msg_chan:process one-bit-chan(S.msg);
 ack_chan:process one-bit-chan(R.ack);

init(S.msg) := 0;
 init(R.expect):= 0; init(R.ack) := 1;
 init(msg_chan.output) := 1;
 init(msg_chan.output) := 1;
 idelivery:assert G(S.status = sent -> F R.status = received)
 using fair_chan prove delivery assume fair_chan;
}

Abhik Roychoudhury.C54271 lectures
```

```
Channel
module one-bit-chan(input)
{    output: boolean;
    next(output) := {input, output};
    fair_chan: assert G(input = 0 -> F output = 0)
        & G(input = I -> F output = I)
}
```

```
Some key points about ABP

Illustrates the alternate modeling style

Transition of each signal modeled by a separate case statement.

No use of "default" nestings.

Illustrates assume-guarantee proofs

Assumptions about channel are crucial for proving data delivery.

These assumptions refer to impl. and are hence not dispensed using SMV.

More about this issue in the revision hour!
```

Abhik Roychoudhury, CS4271 lectures

```
Some points about the properties verified

Data values are not modeled.

Cannot verify properties like:

If a message with value x is sent, the same uncorrupted message is eventually received.

What is the domain of x?

If it is unbounded, what to do?
```

Abhik Roychoudhury, CS4271 lectures

**4**1

```
So far ...

Basics of modeling
Includes details of SMV syntax

Toy examples
ABP, Traffic Light Controller
In the remaining time
Modeling exercises in SMV
is a tool like SMV useful for verifying real-life embedded system designs?
An experience report ...
```