

Ex 1: Modeling a Counter

- · A normal three bit counter can also be described as a $\,$ mod 8 counter since its contents vary from 0 to 7 by following the sequence
 - $0 \rightarrow 1 \rightarrow ... \rightarrow 7 \rightarrow 0 \rightarrow 1 ...$
 - $^{\circ}$ Construct the Kripke Structure for a mod 7 counter whose contents vary from 0 to 6 by following a similar sequence.
 - Encode the mod7 counter in SMV. Use only boolean variables.

More Exercises

- Model a shift register in SMV
 - $^{\circ}$ Prove that a signal when fed from left goes out eventually through the right end.
- Model the crude mutual exclusion protocol involving "turn" studied earlier in our lectures.
 - · Prove mutual exclusion.

Right shifts only

- MODULE main(left, inleft)
- input left : boolean; input inleft : boolean;
- bit0 : cell(left, inleft); bit1 : cell(left, bit0.content);
- bit2 : cell(left, bit1.content); bit3 : cell(left, bit2.content);
- left_live : assert G (((G left) & inleft) -> F bit3.content);
- prove left_live;

Each cell

- MODULE cell(left, Ival)
- content: boolean;
- init(content) := 0;
- next(content) := case{ left : lval;
- I : content;
- }

Left and right shifts

- Need to have more input variables
- What do we do when there is input to be fed from each side?
 - · Can we then prove the liveness properties for each direction of shift?

Shift Register MODUE main(left, right, inleft, inright) (input left, right boolean; input inleft, niright : boolean; input inleft, niright : boolean; bit0: cell(left, right, bit0.content, bit2.content); bit1: cell(left, right, bit1.content, bit3.content); bit2: cell(left, right, bit2.content, inright); bit3: cell(left, right, bit2.content, inright); left_live: assert G(((G left) & inleft) >> F bit3.content); right_live: assert G(((G right) & inright) >> F bit0.content); prove left_live, right_live; } Abhik Roychoudhury, CS4271 lectures 7

```
Each cell

MODULE cell(left, right, lval, rval)

{
    content: boolean;
    init(content) := 0;
    next(content) := case{
    left : lval;
    right : rval;
    l : content;
    };

}

Abhik Roychoudhury, CS4271 lectures 8
```

P0 || P1 10: while true do 11: wait(turn = 0); m1: wait(turn = 1); 12: turn := 1; m2: turn := 0; 13: endwhile Models a crude protocol for entry/exit to critical section without modeling the critical section itself.

```
SMV modeling

- MODULE main()
- {

- pc0: {{0,11,12,13};}
- pc! :{{m0,m1,m2,m3};}
- turn : boolean;
- schedule : boolean;

- schedule := {{0,1};}
- intr(turn) := 0;
- next(turn) := case{
- (schedule = 0 & pc0 = 12) : 1;
- (schedule = 1 & pc1 = m2) : 0;
- 1 : turn;
- };

Abhik Roychoudhury, CS4271 lectures 10
```

```
SMV modeling

- init(pc0) = 10;
- next(pc0) = case{
- (schedule = 0 & pc0 = 10) : 11;
- (schedule = 0 & pc0 = 10 : 12;
- (schedule = 0 & pc0 = 10 : 13;
- (schedule = 0 & pc0 = 10 : 13;
- (schedule = 0 & pc0 = 10 : 13;
- (schedule = 0 & pc0 = 10 : 13;
- (schedule = 1 & pc1 = m0) : m1;
- (schedule = 1 & pc1 = m1 & turn = 1) : m2;
- (schedule = 1 & pc1 = m2) : m3;
- (schedule = 1 & pc1 = m3) : m0;
- 1 : pc1;
- 1;
- 1;
- mutual_exchassert G(1pc0 = 12 & pc1 = m2);
- prove mutual_exch}
- Abhik Roychoudhury, CS4271 lectures 11
```

More modular design Do not specify P0, P1 separately They are instances of the same process specification. Asynchronous composition of the process instances required. Use the "process" keyword.