


Modeling in SMV Can model state machines. States given by valuation of signals. How each signal changes is captured by individual assignment statements. Let us start with a simple combinational circuit; then we go to sequential circuits



A combinational circuit module main(req1, req2, ack1, ack2) { input req1, req2: boolean; output ack1, ack2: boolean; ack1 := req1 & req2; ack2 := ~req1 & req2; serve: assert (req1 | req2) -> (ack1 | ack2) }

Inputs and outputs

- Input signals come with finite types
 - · Can assume any valuation within that type.
 - SMV has to try out all possible valuations of all input signals.
- Output signals are computed from input
 - In our combinational circuit, they are simple boolean formulae of inputs.

Abhik Rovchoudhury, CS4271 lectures

Verifying the circuit

- reqI = I, req2 = I, ackI = 0, ack2 = 0
 - Combinational circuit, this state repeats forever.
 - · A counter-example trace for serve
- serve is a propositional property
 - For sequential circuits, we verify temporal properties specified in LTL.
 - Temporal properties were discussed earlier!

Abhik Roychoudhury, CS4271 lectures

A slight modification

- module main(req1, req2, ack1, ack2)
- {
- input req1, req2 : boolean;
- output ack1, ack2 : boolean;
- ackl := reql;
- ack2 := ~req1 & req2;
- serve: assert (req1 | req2) -> (ack1 | ack2)
- }

Abhik Roychoudhury, CS4271 lectures


A slight modification


- ackl is set whenever
 - reql is set
- If regl is always set
 - This will starve ack2
- Need a bit of memory to remember for how long req1 is set
 - · A sequential circuit ...

Abhik Roychoudhury, CS4271 lectures


Modeling sequential circuits

- module main(req1, req2, ack1, ack2)
- {
- input req1, req2 : boolean;
- output ack I, ack2 : boolean;
- bit : boolean; // a latch has been added
- next(bit) := ack1;
- ackl := bit ? reql & ~req2 : reql;
- ack2 := bit ? req2 : req2 & ~req1;
- }








Properties to be proved Cadence SMV allows user to specify properties in LTL. Properties are distinguished via assert keyword. There is an option to verify all LTL properties described in your spec. file. You can also assume properties to prove other properties More about this later ...



Exercise Draw the underlying state machine for this SMV specification. Verify the non-starvation property manually using this state machine. Formal description of temporal properties not discussed. GF denotes infinitely often GF (-req2 | ack2) denotes infinitely often Either req2 is not set, Or ack2 is set.







Internal variables of controller

- N_r, S_r, E_r
 - Latch sensor outputs from the three directions
 - · Requests sensed, but not served.
- NS lock
 - Convenient way of disabling E_g
 - Set exactly when traffic is enabled in North and/or South directions.

Abhik Roychoudhury, CS4271 lectures

Initializations

- N_g, E_g, S_g, N_r, E_r, S_r
 - · All green lights are initially 0
- NS_lock
 - o Initially 0.
- Use the init command
 - o init(N_g) := 0;
- How to update the values of signals?

Abhik Roychoudhury, CS4271 lectures

The full spec.

- Comes with the Cadence SMV distribution
 - Look under ./doc/smv/examples
- Let us take a quick peek to get a full picture of the story.

Abhik Roychoudhury, CS4271 lectures

Single Assignment rule

- default {block I}
- in {block2}
- Assignments in block2 get priority.
- Only one assignment to a signal is to be active at a time.
- The "default" keyword allows a nice nesting of blocks rather than enumerating all cases explicitly for each signal.

Setting the requests

```
default{
```

```
\label{eq:control_state} \begin{array}{l} \mbox{$^{\circ}$ if $(N_s)$ next}(N_r) := I; \\ \mbox{$^{\circ}$ if $(S_s)$ next}(S_r) := I; \end{array}
```

- o if (E_s) next(E_r) := I
-) in default case {

... (in next slide)

Abhik Roychoudhury, CS4271 lectures

Controlling N-going traffic

```
in default case{
```

```
    N_r & ~N_g & ~E_r: { // serve the request next(NS_lock) := 1; next(N_g) := 1;
    N_g & ~N_s: { // request is served already next(N_g) := 0; next(N_r) := 0; if (~S_g) next(NS_lock) := 0;
    }
    } in default case { ... (in next slide)
```

Controlling S-going traffic

Abhik Roychoudhury, CS4271 lectures

Controlling E-going traffic

```
in case{
E_r & ~NS_lock & ~E_g : next(E_g) := 1;
E_g & ~E_s : {
next(E_g) := 0;
next(E_r) := 0;
}
```

Abhik Roychoudhury, CS4271 lectures

Properties

- safety: assert $G \sim (E_g \& (N_g | S_g));$
- N_live: assert G (N_s \rightarrow F N_g);
- S_live: assert G (S_s -> F S_g);
- E_live: assert G (E_s -> F E_g);
 - Once again these are LTL properties.
 - The actual "liveness" can only hold if drivers do not wait forever at a green light.
 - ${}^{\textstyle \bullet}$ But, this is something we are not verifying.
 - · We assume the humans to co-operate.
 - Alternatively, traffic may always be coming from an enabled direction, starving other directions?

Abhik Roychoudhury, CS4271 lectures

So we need to assume ...

- Assume infinite occurrences of states with no pending requests
 - \circ N_fair: assert G F \sim (N_s & N_g);
 - S_fair: assert G F ~(S_s & S_g);
 - E_fair: assert G F ~(E_s & E_g);
- In the controller implementation these fairness constraints will have to be ensured.

Verification


- We instruct SMV to explore only fair paths.
 - using N_ fair, S_ fair, E_ fair
 - prove N_live, S_live, E_live
 - assume N_fair, S_fair, E_fair;
- In general, we can instruct SMV to assume any arbitrary temporal property
 - Corresponds to implementation details which are not modeled in SMV, but are required for verification.
 - A very useful feature, from my personal experience!
 - Like of implementation assumptions which are temporal properties

Abbit Dauchaudhum CC4271 lactures

Exercises

- Try out the traffic light controller verification.
 - Fix the counter-example(s) obtained.
- Try out an alternate modeling where NS_lock is simply defined by the eqn
 - NS_lock := N_g | S_g
- Look under ./doc/smv/examples/traffic
 - o contains other versions of the controller

Abbik Roychoudbury, CS4271 lectures



Overall structure

```
MODULE main() {
   p1 : processor(a.GRANT1, s.RESP);
   p2 : processor(a.GRANT2, s.RESP);
   s : slave(a.GRANT1, a.GRANT2);
   a : arbiter(p1.REQUEST, p2.REQUEST);

mutex: assert G( ~(a.GRANT1 & a.GRANT2) );
   nostarve1: assert G( p1.REQUEST -> F a.GRANT1 );
   nostarve2: assert G( p2.REQUEST -> F a.GRANT2 );
   using mutex prove nostarve1, nostarve2;
   assume mutex;
}
```

Advantages

- Can now under-specify the arbiter.
- Advantages
 - $^{\circ}\,$ No need to worry about implementation details.
 - Verification not dependent on specific arbitration policy.
 - · Can thus even deliberately under-specify!

```
MODULE arbiter(REQUEST1, REQUEST2)
{

GRANT1, GRANT2 : boolean;
next(GRANT1) := case{
REQUEST1 : (0,1);
default: 0;
}
next(GRANT2) := case{
REQUEST2 : (0,1);
default: 0;
}
}
```

Composing modules

- Your design consists of a number of components
 - Each component is a module
 - Default composition of modules is synchronous.
 - Asynchronous composition is enabled by declaring each component as process in the main module.

Assigning Signals


- · Within a module
 - · A signal can be assigned through "default" block nestings as shown in traffic light controller
 - $^{\circ}\,$ Or, a less error-prone method is use a switch statement (called "case" in SMV).
 - This is illustrated in the following example.

Example: ABP

- · Alternating bit protocol
 - Sender
 - Receiver
 - Data_Chan
 - Ack_Chan
- Sender sends msg with bit 0
- Receiver sends ack with bit 0
- Sender sends msg with bit I
- Receiver sends ack with bit I

Example: ABP

- · Both channels are lossy
- Msg / Ack may be lost
- Fairness is needed for progress of the protocol.
- Msg / Ack cannot be dropped forever.
- Sender resends message until an ack with the expected bit is received.
- · Receiver resends previous ack until a message with the expected bit is received.



Protocol Architecture

```
module main
```

{ S: process sender(ack_chan.output); R: process receiver(msg_chan.output); msg chan: process one-bit-chan(S.msg); ack_chan : process one-bit-chan(R.ack);

init(S.msg) := 0; init(R.expect):= 0; init(R.ack) := 1;init(msg_chan.output) := 1; init(ack_chan.output) := 1; delivery: assert G(S.status = sent -> F R.status = received) using fair_chan prove delivery assume fair_chan;

Channel module one-bit-chan(input) { output: boolean; next(output) := {input, output}; fair_chan: assert G(input = 0 -> F output = 0) & G(input = I -> F output = I) }

Sender

Abbil: Dauchaudhum: CC4271 lactures

Receiver

Some key points about ABP

- · Illustrates the alternate modeling style
 - Transition of each signal modeled by a separate case statement.
 - No use of "default" nestings.
- Illustrates assume-guarantee proofs
 - Assumptions about channel are crucial for proving data delivery.
 - $^{\circ}$ These assumptions refer to impl. and are hence not dispensed using SMV.
 - More about this issue in the revision hour !

bhik Roychoudhury, CS4271 lectures

Some points about the properties verified

- Data values are not modeled.
- Cannot verify properties like:
 - If a message with value x is sent, the same uncorrupted message is eventually received.
 - \circ What is the domain of x ?
 - If it is unbounded, what to do ?

Abhik Roychoudhury, CS4271 lectures

So far ...

- · Basics of modeling
- Includes details of SMV syntax
- Toy examples
 - ABP, Traffic Light Controller
- In the revision hour
 - Modeling exercises in SMV
- Now, is a tool like SMV useful for verifying real-life embedded system designs?
 - $^{\circ}$ An experience report next week