

Model Checking Tools (SMV)

Abhik Roychoudhury
CS 4271
National University of Singapore

Abhik Roychoudhury, CS4271 lectures 1

SMV

- Symbolic Model Verifier
- Several versions exist, we will use Cadence SMV
 - <http://www-cad.eecs.berkeley.edu/~kenmcml/smv/>
- Familiarize yourself via the tutorial at
 - <http://www-cad.eecs.berkeley.edu/~kenmcml/tutorial.ps>
 - You should preferably use it in an online mode by trying out the examples, rather than offline reading.
- We will have a full case study in a later class.

Abhik Roychoudhury, CS4271 lectures 2

Recap: the big picture

```

graph TD
    A[System to be built (Dream)] --> B[System Model (Rough Idea)]
    B --> D[Checking Method (Automated)]
    C[Properties to Satisfy (caution)] --> D
    D --> E[Counter-examples]
    E -.->|Refine the model| B
  
```

Today's lecture is a checking tool.
Yes, the tool comes before the method !

Abhik Roychoudhury, CS4271 lectures 3

Before starting ...

- If a property is false, a counter-example trace is generated.
 - Details of counter-example generation algorithm is not covered in our course.
 - We only present and discuss model checking as a yes/no decision procedure in class with no other output.
 - However,
 - Studying the counter-example trace is of utmost importance for detecting errors in your design, when you are using Cadence SMV as a validation tool.

Abhik Roychoudhury, CS4271 lectures 4

Modeling in SMV

- Can model state machines.
- States given by valuation of signals.
- How each signal changes is captured by individual assignment statements.
- Let us start with a simple combinational circuit; then we go to sequential circuits

Abhik Roychoudhury, CS4271 lectures 5

Example circuit

```

graph LR
    req1 --> Box[No internal state]
    req2 --> Box
    Box --> ack1
    Box --> ack2
  
```

Abhik Roychoudhury, CS4271 lectures 6

A combinational circuit

```
• module main(req1, req2, ack1, ack2)
• {
•   input req1, req2 : boolean;
•   output ack1, ack2 : boolean;

•   ack1 := req1 & ~req2;
•   ack2 := ~req1 & req2;

•   serve: assert (req1 | req2) -> (ack1 | ack2)
• }
```

Abhik Roychoudhury, CS4271 lectures 7

Inputs and outputs

- Input signals come with finite types
 - Can assume any valuation within that type.
 - SMV has to try out all possible valuations of all input signals.
- Output signals are computed from input
 - In our combinational circuit, they are simple boolean formulae of inputs.

Abhik Roychoudhury, CS4271 lectures 8

Verifying the circuit

- req1 = 1, req2 = 1, ack1=0, ack2 = 0
 - Combinational circuit, this state repeats forever.
 - A counter-example trace for **serve**
- **serve** is a propositional property
 - For sequential circuits, we verify **temporal** properties specified in LTL.
 - Temporal properties were discussed earlier!

Abhik Roychoudhury, CS4271 lectures 9

A slight modification

```
• module main(req1, req2, ack1, ack2)
• {
•   input req1, req2 : boolean;
•   output ack1, ack2 : boolean;

•   ack1 := req1 ;
•   ack2 := ~req1 & req2;

•   serve: assert (req1 | req2) -> (ack1 | ack2)
• }
```

Abhik Roychoudhury, CS4271 lectures 10

A slight modification

- ack1 is set whenever
 - req1 is set
- If req1 is always set
 - This will starve ack2
- Need a bit of memory to remember for how long req1 is set
 - A sequential circuit ...

Abhik Roychoudhury, CS4271 lectures 11


Modeling sequential circuits

```
• module main(req1, req2, ack1, ack2)
• {
•   input req1, req2 : boolean;
•   output ack1, ack2 : boolean;
•   bit : boolean;    // a latch has been added

•   next(bit) := ack1;
•   ack1 := bit ? req1 & ~req2 : req1;
•   ack2 := bit ? req2 : req2 & ~req1;
• }
```

Abhik Roychoudhury, CS4271 lectures 12

Block diagram



Abhik Roychoudhury, CS4271 lectures 13

Assignment statement in SMV

- Assignments for ack1 and ack2 signals are conditional.
- SMV also allows direct usage of (see manual)
 - If-then-else statement
 - Case statement
- Assignments may involve the **next** operator
 - Value of a signal *s* in the next clock cycle is computed using the value of various signals (possibly including *s*) in the current cycle.

Abhik Roychoudhury, CS4271 lectures 14

Properties to be proved

- Cadence SMV allows user to specify properties in LTL.
- Properties are distinguished via **assert** keyword.
- There is an option to verify all LTL properties described in your spec. file.
- You can also assume properties to prove other properties
 - More about this later ...

Abhik Roychoudhury, CS4271 lectures 15

Starvation of low priority req.?

- ```

module main(req1, req2, ack1, ack2)
{
 input req1, req2 : boolean;
 output ack1, ack2 : boolean;
 bit : boolean; // not initialized

 next(bit) := ack1;
 ack1 := bit ? req1 & ~req2 : req1;
 ack2 := bit ? req2 : req2 & ~req1;

 no_starve: assert G F (~req2 | ack2);
}

```


Abhik Roychoudhury, CS4271 lectures 16

## Exercise

- Draw the underlying state machine for this SMV specification.
- Verify the non-starvation property manually using this state machine.
  - Formal description of temporal properties not discussed.
  - GF denotes *infinitely often*
    - $GF(\sim req2 \mid ack2)$  denotes *infinitely often*
      - Either req2 is not set,
      - Or ack2 is set.

Abhik Roychoudhury, CS4271 lectures 17


## Traffic Control



Abhik Roychoudhury, CS4271 lectures 18

## A Traffic Light Controller


- module main(N\_s, S\_s, E\_s, N\_g, S\_g, E\_g){
- input N\_s, S\_s, E\_s : boolean;
- output N\_g, S\_g, E\_g : boolean;
- ...



Abhik Roychoudhury, CS4271 lectures 19

## Inputs/outputs of controller

- N\_s = 1 (similarly S\_s, E\_s)
  - Traffic going North is sensed
- N\_g = 1 (similarly N\_g, E\_g)
  - Green light allowing traffic to go North.



Consider all possible values of the input variables.

Abhik Roychoudhury, CS4271 lectures 20

## Internal variables of controller

- N\_r, S\_r, E\_r
  - Latch sensor outputs from the three directions
  - Requests sensed, but not served.
- NS\_lock
  - Convenient way of disabling E\_g
  - Set exactly when traffic is enabled in North and/or South directions.

Abhik Roychoudhury, CS4271 lectures 21

## Initializations

- N\_g, E\_g, S\_g, N\_r, E\_r, S\_r
  - All green lights are initially 0
- NS\_lock
  - Initially 0.
- Use the init command
  - init(N\_g) := 0;
- How to update the values of signals?

Abhik Roychoudhury, CS4271 lectures 22

## The full spec.

- Comes with the Cadence SMV distribution
  - Look under **./doc/smv/examples**
- Let us take a quick peek to get a full picture of the story.

Abhik Roychoudhury, CS4271 lectures 23

## Single Assignment rule

- default {block1}
- in {block2}
  - Assignments in block2 get priority.
  - Only one assignment to a signal is to be active at a time.
  - The "default" keyword allows a nice nesting of blocks rather than enumerating all cases explicitly for each signal.

Abhik Roychoudhury, CS4271 lectures 24

## Setting the requests

- default{
  - if (N\_s) next(N\_r) := 1;
  - if (S\_s) next(S\_r) := 1;
  - if (E\_s) next(E\_r) := 1
- } in default case {
- ... (in next slide)

## Controlling N-going traffic

- in default case{
  - N\_r & ~N\_g & ~E\_r : { // serve the request
  - next(NS\_lock) := 1;
  - next(N\_g) := 1;
  - }
  - N\_g & ~N\_s : { // request is served already
  - next(N\_g) := 0;
  - next(N\_r) := 0;
  - if (~S\_g) next(NS\_lock) := 0;
  - }
- } in default case { ... (in next slide)

## Controlling S-going traffic

- in default case{
  - S\_r & ~S\_g & ~E\_r : {
  - next(NS\_lock) := 1;
  - next(S\_g) := 1;
  - }
  - S\_g & ~S\_s : {
  - next(S\_g) := 0;
  - next(S\_r) := 0;
  - if (~N\_g) next(NS\_lock) := 0;
  - }
- } in case{ ... (in next slide)

## Controlling E-going traffic

- in case{
  - E\_r & ~NS\_lock & ~E\_g : next(E\_g) := 1;
  - E\_g & ~E\_s : {
  - next(E\_g) := 0;
  - next(E\_r) := 0;
  - }
- }

## Properties

- safety: assert  $G \sim(E_g \& (N_g \mid S_g))$ ;
- N\_live: assert  $G (N_s \rightarrow F N_g)$ ;
- S\_live: assert  $G (S_s \rightarrow F S_g)$ ;
- E\_live: assert  $G (E_s \rightarrow F E_g)$ ;
  - Once again these are LTL properties.
  - The actual "liveness" can only hold if drivers do not wait forever at a green light.
    - But, this is something we are not verifying.
    - We assume the humans to co-operate.
  - Alternatively, traffic may always be coming from an enabled direction, starving other directions?

## So we need to assume ...

- Assume infinite occurrences of states with no pending requests
  - N\_fair: assert  $G F \sim(N_s \& N_g)$ ;
  - S\_fair: assert  $G F \sim(S_s \& S_g)$ ;
  - E\_fair: assert  $G F \sim(E_s \& E_g)$ ;
- In the controller implementation these fairness constraints will have to be ensured.

## Verification

- We instruct SMV to explore only fair paths.
  - using `N_fair, S_fair, E_fair`
  - `prove N_live, S_live, E_live`
  - `assume N_fair, S_fair, E_fair;`
- In general, we can instruct SMV to assume any arbitrary temporal property
  - Corresponds to implementation details which are not modeled in SMV, but are required for verification.
  - A very useful feature, from my personal experience !
    - Use of implementation assumptions which are temporal properties!


Abhik Roychoudhury, CS4271 lectures 31

## Exercises

- Try out the traffic light controller verification.
  - Fix the counter-example(s) obtained.
- Try out an alternate modeling where `NS_lock` is simply defined by the eqn
  - `NS_lock := N_g | S_g`
- Look under `./doc/smv/examples/traffic`
  - contains other versions of the controller

Abhik Roychoudhury, CS4271 lectures 32

## More on assumptions



Model and verify the bus access protocol using SMV

Abhik Roychoudhury, CS4271 lectures 33

## Overall structure

```

MODULE main() {
 p1 : processor(a.GRANT1, s.RESP);
 p2 : processor(a.GRANT2, s.RESP);
 s : slave(a.GRANT1, a.GRANT2);
 a : arbiter(p1.REQUEST, p2.REQUEST);

 mutex: assert G(~(a.GRANT1 & a.GRANT2));
 nostarve1: assert G(p1.REQUEST -> F a.GRANT1);
 nostarve2: assert G(p2.REQUEST -> F a.GRANT2);
 using mutex prove nostarve1, nostarve2;
 assume mutex;
}

```

Abhik Roychoudhury, CS4271 lectures 34

## Advantages

- Can now under-specify the arbiter.
- Advantages
  - No need to worry about implementation details.
  - Verification not dependent on specific arbitration policy.
    - Can thus even deliberately under-specify!

```

MODULE arbiter(REQUEST1, REQUEST2)
{
 GRANT1, GRANT2 : boolean;
 next(GRANT1) := case(
 REQUEST1 : {0,1};
 default: 0;
);
 next(GRANT2) := case(
 REQUEST2 : {0,1};
 default: 0;
);
}

```

Abhik Roychoudhury, CS4271 lectures 35

## Composing modules

- Your design consists of a number of components
  - Each component is a **module**
  - Default composition of modules is synchronous.
  - Asynchronous composition is enabled by declaring each component as **process** in the main module.

Abhik Roychoudhury, CS4271 lectures 36

## Assigning Signals

- Within a module
  - A signal can be assigned through “default” block nestings as shown in traffic light controller
  - Or, a less error-prone method is use a switch statement (called “case” in SMV).
  - This is illustrated in the following example.

Abhik Roychoudhury, CS4271 lectures 37

## Example: ABP

- Alternating bit protocol
  - Sender
  - Receiver
  - Data\_Chan
  - Ack\_Chan
- Sender sends msg with bit 0
- Receiver sends ack with bit 0
- Sender sends msg with bit 1
- Receiver sends ack with bit 1


Abhik Roychoudhury, CS4271 lectures 38

## Example: ABP

- Both channels are lossy
  - Msg / Ack may be lost
  - Fairness is needed for progress of the protocol.
  - Msg / Ack cannot be dropped forever.
- Sender resends message until an ack with the expected bit is received.
- Receiver resends previous ack until a message with the expected bit is received.

Abhik Roychoudhury, CS4271 lectures 39

## Protocol Architecture



Abhik Roychoudhury, CS4271 lectures 40

## Protocol Architecture

```

module main
{
 S: process sender(ack_chan.output);
 R: process receiver(msg_chan.output);
 msg_chan: process one-bit-chan(S.msg);
 ack_chan: process one-bit-chan(R.ack);

 init(S.msg) := 0;
 init(R.expect) := 0; init(R.ack) := 1;
 init(msg_chan.output) := 1;
 init(ack_chan.output) := 1;
 delivery: assert G(S.status = sent -> F R.status = received)
 using fair_chan prove delivery assume fair_chan;
}

```

Abhik Roychoudhury, CS4271 lectures 41

## Channel

```

module one-bit-chan(input)
{
 output: boolean;

 next(output) := {input, output};

 fair_chan: assert G(input = 0 -> F output = 0)
 & G(input = 1 -> F output = 1)
}

```

Abhik Roychoudhury, CS4271 lectures 42

## Sender

```
module sender(ack)
{
 status : {send, sent};
 msg: boolean; // the control bit

 init(status) := send;
 init(msg) := 0;
 next(status) := case{
 status = send & ack = msg : sent;
 | : send; }

 next(msg) := case {
 status = sent : ! msg;
 | : msg ; }
}
```

Abhik Roychoudhury, CS4271 lectures 43

## Receiver

```
module receiver(bit)
{
 status : {receiving, received};
 ack, expect : boolean;
 init(status) := receiving;
 next(status) := case{
 bit = expect & status = receiving: received;
 | : receiving; }

 next(ack) := case{ status = received: bit;
 | : ack; }

 next(expect) := (status = received) ? ! expect : expect;
}
```

Abhik Roychoudhury, CS4271 lectures 44

## Some key points about ABP

- Illustrates the alternate modeling style
  - Transition of each signal modeled by a separate case statement.
  - No use of "default" nestings.
- Illustrates assume-guarantee proofs
  - Assumptions about channel are crucial for proving data delivery.
  - These assumptions refer to impl. and are hence not dispensed using SMV.
  - *More about this issue in the revision hour !*

Abhik Roychoudhury, CS4271 lectures 45

## Some points about the properties verified

- Data values are not modeled.
- Cannot verify properties like:
  - If a message with value x is sent, the same uncorrupted message is eventually received.
  - What is the domain of x ?
    - If it is unbounded, what to do ?

Abhik Roychoudhury, CS4271 lectures 46

## So far ...

- Basics of modeling
  - Includes details of SMV syntax
- Toy examples
  - ABP, Traffic Light Controller
- In the revision hour
  - Modeling exercises in SMV
- Now, is a tool like SMV useful for verifying real-life embedded system designs ?
  - An experience report next week

Abhik Roychoudhury, CS4271 lectures 47