

Embedded Systems and Software Validation Model Validation


Abhik Roychoudhury
National University of Singapore

<http://www.comp.nus.edu.sg/~abhik/>

1

Copyright 2009 by Abhik Roychoudhury

Different kinds of ES Validation



2

Copyright 2009 by Abhik Roychoudhury


What is a system design model?

- ▶ We first clarify the following terms
 - ▶ **System Architecture**: Inter-connection among the system components.
 - ▶ **System behavior**: How the components change state, by communicating among themselves.
- ▶ **System Design Model = Architecture + Behavior**
 - ▶ More precise definition later.

3

Copyright 2009 by Abhik Roychoudhury

The big picture in modeling



4

Copyright 2009 by Abhik Roychoudhury


Criteria for a Design Model

- ▶ Provides **structure** as well as **behavior** for the system components.
- ▶ **Complete**
 - ▶ Complete description of system behavior.
- ▶ Based on **well-established** modeling notations.
 - ▶ We use UML.
- ▶ Preferably **executable**
 - ▶ Can simulate the model, and get a feel for how the constructed system will behave!

5

Copyright 2009 by Abhik Roychoudhury

Running Example - ATC



Overall System Structure, Behavior not shown.

6

Copyright 2009 by Abhik Roychoudhury

On system behavior


- ▶ Consider a “scenario”
 - ▶ Client1 sends “connect” request to ATC
 - ▶ Client2 sends “connect” request to ATC
 - ▶ ATC sends weather information to Client1, Client2.
- ▶ No need to capture “weather info.” in model.
- ▶ OK to abstract this info. from the requirements while constructing the model, provided
 - ▶ No decisions are made in the system based on weather info.
- ▶ Model is “complete” at a certain level of abstraction.

▶ 7

Copyright 2009 by Abhik Roychoudhury

ATC – the example control sys.

- ▶ NASA CTAS
 - ▶ Automation tools for managing large volume arrival air traffic in large airports.
 - ▶ Final Approach Spacing Tool
 - ▶ Determine speed and trajectory of incoming aircrafts on their final approach.
 - ▶ Master controller updates weather info. to “clients”
 - controllers using inputs to compute aircraft trajectories.



▶ Copyright 2009 by Abhik Roychoudhury

ATC – the example control sys.

- ▶ Part of the Center TRACON Automation System (CTAS) by NASA
 - ▶ manage high volume of arrival air traffic at large airports
 - ▶ <http://ctas.arc.nasa.gov>
- ▶ Control weather updating to all weather-aware clients
 - ▶ A weather control panel (WCP)
 - ▶ Many weather-aware clients
 - ▶ A communication manager (CM)

▶ 9

Copyright 2009 by Abhik Roychoudhury


Behavior of ATC example

- ▶ Two standard behaviors
 - ▶ Client initialization
 - ▶ Weather update
- ▶ Abstracted Information
 - ▶ Weather information types
 - ▶ Clients types
 - ▶ Internal computation on weather information
- ▶ For simplified requirements: textbook Chap 2.3

▶ 10

Copyright 2009 by Abhik Roychoudhury


Client Initialization



▶ 11

Copyright 2009 by Abhik Roychoudhury


Client - Initialization



▶ 12

Copyright 2009 by Abhik Roychoudhury


Client - Initialization



► 13

Copyright 2009 by Abhik Roychoudhury


Client - Weather Update



► 14

Copyright 2009 by Abhik Roychoudhury


Client Update - Case 1



► 15

Copyright 2009 by Abhik Roychoudhury


Client Update - Case 2



► 16

Copyright 2009 by Abhik Roychoudhury


Client Update - Case 3



► 17

Copyright 2009 by Abhik Roychoudhury

Client Update - Case 4



► 18

Copyright 2009 by Abhik Roychoudhury

What do the requirements

► ... look like ?

A weather update controller consists of a weather control panel (WCP), a number of weather-aware clients, and a communication manager (ATC) which controls the interactions between the WCP and all connected clients. Initially, the WCP is enabled for manually weather updating, the ATC is at its idle status, and all the clients are disconnected. Two standard behaviors of this system are as follows.

► 19

Copyright 2009 by Abhik Roychoudhury

Sample Initialization Requirements

- A **disconnected** weather-aware client can establish a connection by sending a connecting request to the CM.
- If the ATC's status is **idle** when the connecting request is received, it will set both its own status and the connecting client's status to **preinitializing**, and disable the weather control panel so that no manual updates can be made by the user during the process of client initialization.
- Otherwise (ATC's status is **not idle**), the ATC will send a message to the client to refuse the connection, and the client remains **disconnected**.

► 20

Copyright 2009 by Abhik Roychoudhury

Organization

► So Far

- What is a Model?
- ATC – Running Example
 - Informal Req. at a lab scale.
 - Has subtle deadlock error (see textbook chap 2.3)

► Now, how to model/validate such requirements

- **Modeling Notations**
 - **Finite State Machines**


► 21

Copyright 2009 by Abhik Roychoudhury

Finite State Machines

► $M = (S, I, \rightarrow)$

- S is a **finite** set of states
- $I \subseteq S$ is the set of initial states
- $\rightarrow \subseteq S \times S$ is the transition relation.



$S = \{s0, s1, s2\}$
 $I = \{s0\}$
 $\rightarrow = \{(s0, s1), (s1, s2), (s2, s2), (s2, s0)\}$

► 22

Copyright 2009 by Abhik Roychoudhury

Issues in system modeling ...

► ... using FSMs

- **Unit step**: How much computation does a single transition denote?
- **Hierarchy**: How to visualize a FSM model at different levels of details?
- **Concurrency**: How to compose the behaviors of concurrently running subsystems (of a large sys.)
 - Each subsystem is modeled as an FSM!

► 23

Copyright 2009 by Abhik Roychoudhury

What's in a step?

- **For hardware systems**
 - A single clock cycle
- **For software systems**
 - Atomic execution of a "minimal" block of code
 - A statement or an instruction?
 - Depends on the level at which the software system is being modeled as an FSM !

► 24

Copyright 2009 by Abhik Roychoudhury


Example

- 1 $v = 0;$
- 2 $v++;$
- 3 ...
 - What are the states ?
 - (value of pc, value of v)
 - How many initial states are there ?
 - No info, depends on the type of v
- Draw the states and transitions corresponding to this program.

► 25

Copyright 2009 by Abhik Roychoudhury

Example




► 26

Copyright 2009 by Abhik Roychoudhury

Hierarchy

- Choice of steps at different levels of details also promotes hierarchical modeling.



► 27

Copyright 2009 by Abhik Roychoudhury

Basic Concurrent Composition

- $M1 = (S1, I1, \rightarrow_1)$ $M2 = (S2, I2, \rightarrow_2)$
- Define
 - $M1 \times M2 = (S1 \times S2, I1 \times I2, \rightarrow)$
 - Where $(s1, s2) \rightarrow (t1, t2)$ provided
 - $s1 \in S1, t1 \in S1,$
 - $s2 \in S2, t2 \in S2,$
 - $(s1 \rightarrow_1 t1)$ OR $(s2 \rightarrow_2 t2)$
 - Defines control flow of the composed FSM as an **arbitrary interleaving** of flows from components.
 - Interleaving of independent flows, what about comm.?

► 28

Copyright 2009 by Abhik Roychoudhury

Communicating FSM

Basic FSM

- $M = (S, I, \rightarrow)$
 - S is a **finite** set of states
 - $I \subseteq S$ is the set of initial states
 - $\rightarrow \subseteq S \times S$ is the transition relation.

Communicating FSM

- $M = (S, I, \Sigma, \rightarrow)$
 - S is a **finite** set of states
 - $I \subseteq S$ is the set of initial states
 - Σ is the set of action names that it takes part in
 - $\rightarrow \subseteq S \times \Sigma \times S$ is the transition relation.

Communication across FSMs via action names.

► 29

Copyright 2009 by Abhik Roychoudhury


Composition of comm. FSMs

- $M1 = (S1, I1, \Sigma_1, \rightarrow_1)$ $M2 = (S2, I2, \Sigma_2, \rightarrow_2)$
- Define
 - $M1 \times M2 = (S1 \times S2, I1 \times I2, \Sigma_1 \cup \Sigma_2, \rightarrow)$
 - And $(s1, s2) \xrightarrow{a} (t1, t2)$ provided
 - $s1 \in S1, t1 \in S1,$ and
 - $s2 \in S2, t2 \in S2,$ and
 - If $a \in \Sigma_1 \cap \Sigma_2$ we have $(s1 \xrightarrow{a} t1)$ and $(s2 \xrightarrow{a} t2)$
 - If $a \in \Sigma_1 - \Sigma_2$ we have $(s1 \xrightarrow{a} t1)$
 - If $a \in \Sigma_2 - \Sigma_1$ we have $(s2 \xrightarrow{a} t2)$


► 30

Copyright 2009 by Abhik Roychoudhury


Example - basic composition



Example - composition of comm. FSMs



Example - data communication



Example: Concurrent Program

P0 || P1

- ▶ I0: while true do
- ▶ I1: wait(turn = 0);
- ▶ I2: turn := 1;
- ▶ I3: endwhile
- ▶ m0: while true do
- ▶ m1: wait(turn = 1);
- ▶ m2: turn := 0;
- ▶ m3: endwhile

Models a crude protocol for entry/exit to critical section without modeling the critical section itself.

34

Copyright 2009 by Abhik Roychoudhury

Example Concurrent Program: States

- ▶ Global State = (pc0, pc1, turn)
 - ▶ pc0 ∈ { I0, I1, I2, I3 }
 - ▶ pc1 ∈ { m0, m1, m2, m3 }
 - ▶ turn ∈ { 0, 1 }
- ▶ Total = 4 * 4 * 2 = 32 possible states
 - ▶ Not all of them might be reachable from the initial states.
 - ▶ How many are reachable – try it!

35

Copyright 2009 by Abhik Roychoudhury

Wrap-up of FSMs


- ▶ FSMs denote an intra-component style of modeling
 - ▶ Given a large system – identify its components
 - ▶ Model each component as FSM – M1, M2, M3
 - ▶ Overall system modeled as concurrent composition
 - ▶ M1 || M2 || M3
- ▶ Alternate style of modeling
 - ▶ Inter-component style
 - ▶ Emphasize communication over computation.
 - ▶ Sequence Diagrams are basic snippets for describing communication.

36

Copyright 2009 by Abhik Roychoudhury

MSC based Models

- ▶ MSC = Message Sequence Chart
- ▶ Labeled partial order of events
 - ▶ Highlights **inter-process** communications
 - ▶ While, FSMs highlight **intra-process** control flow.




▶ 37

Copyright 2009 by Abhik Roychoudhury

Conventional use of MSCs

- ▶ Describe sample scenarios of system interaction
 - ▶ Appears in requirement documents
 - ▶ Do not describe “**complete**” system behavior




Sample MSC from ATC example

Exercise: Find two incomparable events in this MSC

▶ 38

Copyright 2009 by Abhik Roychoudhury


MSC-based design model



Connect MSCs into a graph – Message Sequence Graph (MSG)
Each node of the graph is a MSC.
Need to define the meaning of concatenation of MSCs

▶ 39


Copyright 2009 by Abhik Roychoudhury



▶ 40

Copyright 2009 by Abhik Roychoudhury

MSC concatenation



Synchronous: All events in M2 \leq All events in M3
Asynchronous: All events in process p of M2 \leq All events in process p of M3

Interface and Resource processes can finish M3 while User process is still in M2 – provided asynchronous concatenation is considered.

▶ 41

Copyright 2009 by Abhik Roychoudhury


MSC-based design model?

- ▶ **Complete**
 - ▶ Complete description of system behavior.
 - ▶ MSG achieves this criterion.
- ▶ Based on **well-established** modeling notations.
 - ▶ We use UML Sequence Diagrams, which is OK.
- ▶ Preferably **executable**
 - ▶ Can simulate the model, and get a feel for how the constructed system will behave!
 - ▶ Global simulation of MSG is possible.
 - ▶ But not per-process execution !!

▶ 42

Copyright 2009 by Abhik Roychoudhury

Why not executable?




At the end of M_1 , all the processes agree together to execute either M_2 or M_3 .
One process may go ahead of the others (under asynchronous concatenation).
However, the **decision** of which MSC to execute next must be consistent.
Difficult to generate per-process code to capture this **joint decision**.

► 43

Copyright 2009 by Abhik Roychoudhury

Example MSG




Generates behavior of the form

$(Ch1 \circ (Ch2 + Ch3))^*$

► 44

Copyright 2009 by Abhik Roychoudhury


Per-process FSMs



► 45


Copyright 2009 by Abhik Roychoudhury

Implied Scenario



Supposed to generates behavior of the form

$(Ch1 \circ (Ch2 + Ch3))^*$



► 46


Copyright 2009 by Abhik Roychoudhury

Putting the notations together

- So, far we have studied 2 notational styles
 - Intra-process style FSM modeling notations
 - Inter-process style MSC-based modeling notation.
- In actual system modeling from English requirements
 - How do they fit together?
 - What roles do they play?
 - Are they both used in parallel?

► 47

Copyright 2009 by Abhik Roychoudhury



► 48

Copyright 2009 by Abhik Roychoudhury


Organization

- ▶ So Far
 - ▶ What is a Model?
 - ▶ ATC – Running Example
 - ▶ Informal Req. at a lab scale.
 - ▶ Has subtle deadlock error (see textbook chap 2.3)
 - ▶ How to model such requirements
 - ▶ Modeling Notations
 - Finite State Machines
 - MSC based models
- ▶ Now, how to validate the models
 - ▶ **Simulations**

▶ 49

Copyright 2009 by Abhik Roychoudhury

The big picture - recapitulate



▶ 50

Copyright 2009 by Abhik Roychoudhury


FSM Simulations

- ▶ Monolithic FSM simulation
 - ▶ A random walk through the FSM's graph.
- ▶ Simulating a composition of FSMs
 - ▶ Need to consider the definition of concurrent composition.
 - ▶ Keep track of local states of the individual processes.
- ▶ Simulating more complex notations
 - ▶ **UML State Diagrams**
 - ▶ **MSC-based models**

▶ 51

Copyright 2009 by Abhik Roychoudhury

Example – State Diagrams




Processor and Bus Controller – what does the example do?

▶ 52

Copyright 2009 by Abhik Roychoudhury

This is what the example does



Sample scenarios of the State Diagram shown in the previous slide.

Super-step:


On encountering a write, the sequence of method calls executed is write, req, (deny, req)*, accept, addr_data

How?

▶ 53

Copyright 2009 by Abhik Roychoudhury

Simulation – State Diagrams




req(), deny(), req(), accept(), addr_data()

▶ 54

Copyright 2009 by Abhik Roychoudhury

Simulating MSCs



Recap on MSC semantics


- For a sequence of MSCs --- $M1, M2$
 - Synchronous concatenation:** All events in $M1 \leq$ All events in $M2$
 - Asynchronous concatenation:** All events in process p of $M1 \leq$ All events in process p of $M2$
- For any msg. m sent from process p to process q
 - Synchronous message passing:** Send and receive happens in the form of a hand-shake.
 - Asynchronous message passing:** Sender sends message which is stored in a queue, picked up by receiver later.
- Simulating a sequence of MSCs will need to follow the concatenation & message passing semantics.

56 Copyright 2009 by Abhik Roychoudhury


Simulating a sequence of MSCs

Allowed for asynchronous concatenation.

Not allowed for synchronous concatenation.




Simulation requires unbounded memory?



Simulation requires unbounded memory under asynchronous concatenation and asynchronous message passing

58 Copyright 2009 by Abhik Roychoudhury



Simulation requires unbounded memory under asynchronous concatenation and synchronous / asynchronous message passing.

Avoiding unbounded memory

- Spot Exercise:**
 - How can we avoid spending unbounded memory while simulating Message Sequence Graphs?


59 Copyright 2009 by Abhik Roychoudhury

Organization

- So Far**
 - What is a Model?
 - ATC – Running Example
 - How to model such requirements
- How to validate the models**
 - So far: Simulations
 - Now: Model-based testing, Model Checking

60 Copyright 2009 by Abhik Roychoudhury

Model-based system development



► 61

Copyright 2009 by Abhik Roychoudhury


Model-based testing

- Generate test-cases from model, run them on the implementation.
- What are the criteria for generating test cases?
 - Generate a suite of test cases to ensure a structural coverage of the model
 - State coverage, Transition coverage for State Diagrams.
 - Generate test cases from the model based on some test specification
 - How to describe the test specification?
 - Temporal logic (discussed later)
 - How to find a test satisfying a test specification?
 - Model checking (discussed later)

► 62

Copyright 2009 by Abhik Roychoudhury


Test-purpose based test gen. & exec.



► 63

Copyright 2009 by Abhik Roychoudhury


Test Execution Architecture



► 64

Copyright 2009 by Abhik Roychoudhury


Test Execution – (1)



► 65







Copyright 2009 by Abhik Roychoudhury

Test Execution – (2)



► 66

Copyright 2009 by Abhik Roychoudhury



Organization

- ▶ So Far
 - ▶ What is a Model?
 - ▶ ATC – Running Example
 - ▶ How to model such requirements
 - ▶ How to validate the models
 - ▶ Simulations,
 - ▶ Model-based testing,
 - ▶ **Model Checking (discussed now)**
 - Temporal logics (the property specification)
 - Checking method
 - ▶ **Also, model-based testing accomplished by model checking**

▶ 73

Copyright 2009 by Abhik Roychoudhury


Temporal Logic

- ▶ On June 1 2007, I am teaching temporal logics which will be followed by teaching on model checking on June 8, 2007—
- ▶ Teaching of temporal logics occurs 1-week before the teaching of model checking.
- ▶ Teaching of temporal logics is *always eventually* followed by the teaching of model checking.
- ▶ Teaching of temporal logics is *always immediately* followed by the teaching of model checking.

▶ 74

Copyright 2009 by Abhik Roychoudhury


The big picture



▶ 75

Copyright 2009 by Abhik Roychoudhury

Example System Model



▶ 76

Copyright 2009 by Abhik Roychoudhury

Example properties

- ▶ The light is *always* green.
- ▶ Whenever the light is red, it *eventually* becomes green.
- ▶ Whenever the light is green, it remains green *until* it becomes yellow.
- ▶ ...
- ▶ Are these properties true for the 2 example models in the previous slide?
 - ▶ Let us try the second property for example ...

▶ 77

Copyright 2009 by Abhik Roychoudhury


When is a property satisfied?

- ▶ A property is **interpreted** on the traces of a system model.
 - ▶ Given a trace of the system model x and a property p , we can uniquely determine a yes/no answer to whether x satisfies p .
- ▶ A property p is satisfied by a system model M , if all traces of M satisfy p .
- ▶ **So, given a system model what are its traces?**

▶ 78

Copyright 2009 by Abhik Roychoudhury

Traces of a system model




- ▶ Only one trace, it has infinite length
 - ▶ $(\text{green}, \text{yellow}, \text{red})$ – repeated forever
 - ▶ $(\text{green}, \text{yellow}, \text{red})^\omega$
- Written as

▶ 79

Copyright 2009 by Abhik Roychoudhury

Traces of a system model



- ▶ Infinitely many traces, each of infinite length
 - ▶ $(\text{green})^\omega$ – 1 trace
 - ▶ $(\text{green})^* \text{yellow} (\text{red})^\omega$ – infinitely many traces
 - ▶ $(\text{green})^* \text{yellow} (\text{red})^* (\text{green})^\omega$
 - ▶ ...
 - ▶ $(\text{green}, \text{yellow}, \text{red})^\omega$

▶ 80

Copyright 2009 by Abhik Roychoudhury

Property Specification Language

- ▶ Properties in our property spec. language will be interpreted over **infinite length** traces.
 - ▶ Finite length traces can be converted into infinite length traces by putting a self-loop at last state.
- ▶ A property is satisfied by a system model if all execution traces satisfy the property.
 - ▶ In general, we cannot test the property on each exec. trace – infinitely many of them.
 - ▶ Model checking is smarter – we discuss it later!
- ▶ We formally describe the property spec. lang.

▶ 81

Copyright 2009 by Abhik Roychoudhury

Formally, system model is


- ▶ Model for reactive systems
 - ▶ $M = (S, I, \rightarrow, L)$
 - ▶ S is the set of states
 - ▶ $S_0 \subseteq S$ is the set of initial states
 - ▶ $\rightarrow \subseteq S \times S$ is the transition relation
 - ▶ Set of (source-state, destination-state) pairs
 - ▶ L : is the labeling function mapping S to 2^{AP}
 - ▶ Maps each state s to a subset of AP
 - ▶ These are the atomic prop. which are true in s .

▶ 82

Copyright 2009 by Abhik Roychoudhury

Atomic Propositions

- ▶ All of our properties will contain atomic props.
 - ▶ These atomic props. will appear in the labeling function of the system model you verify.
 - ▶ The atomic props. represent some relationships among variables in the design that you verify.
 - ▶ Atomic props in the following example
 - ▶ **green, yellow, red** (marked inside the states with obvious labeling function).



▶ 83

Copyright 2009 by Abhik Roychoudhury

Linear-time Temporal Logic

- ▶ The temporal logic that we study today build on a "static" logic like propositional logic.
 - ▶ Used to describ/constrain properties inside states.
- ▶ Temporal operators describe properties on execution traces.
 - ▶ Used to describe/constrain evolution of states.
- ▶ Time is **not** explicitly mentioned in the formulae
 - ▶ Properties describe how the system should evolve over time.
- ▶ Does not capture exact timing of events, but rather the relative order of events
- ▶ We capture properties of the following form.
 - ▶ Whenever event e occurs, eventually event e' must occur.
- ▶ We do **not** capture properties of the following form.
 - ▶ At $t=2$ e occurs followed by e' occurring at $t=4$.

▶ 84

Copyright 2009 by Abhik Roychoudhury

Notations and Conventions

- ▶ An LTL formula φ is interpreted over an infinite sequence of states $\pi = s_0, s_1, \dots$
 - ▶ Use $M, \pi \models \varphi$ to denote that formula φ holds in path π of system model M .
- ▶ Define semantics of LTL formulae w.r.t. a system model M .
 - ▶ **An LTL property φ is true of a system model iff all its traces satisfy φ**
 - ▶ **$M \models \varphi$ iff $M, \pi \models \varphi$ for all traces π in system model M**

▶ 85

Copyright 2009 by Abhik Roychoudhury

Notations and Conventions

- ▶ $M, \pi \models \varphi$
 - ▶ Path $\pi = s_0, s_1, s_2, \dots$ in model M satisfies property φ
- ▶ $M, \pi^k \models \varphi$
 - ▶ Path s_k, s_{k+1}, \dots in model M satisfies property φ
- ▶ We now use these notations to define the syntax & semantics of LTL.

▶ 86

Copyright 2009 by Abhik Roychoudhury

LTL - syntax

- ▶ Propositional Linear-time Temporal logic
- ▶ $\varphi = X\varphi \mid G\varphi \mid F\varphi \mid \varphi \cup \varphi \mid \varphi R \varphi \mid$
 $\neg\varphi \mid \varphi \wedge \varphi \mid \text{Prop}$
- ▶ Prop is the set of atomic propositions
- ▶ Temporal operators
 - ▶ X (next - state)
 - ▶ F (eventually), G (globally)
 - ▶ U (until), R (release)

▶ 87

Copyright 2009 by Abhik Roychoudhury

Semantics of propositional logic


- ▶ $M, \pi \models p$ iff $s_0 \models p$ i.e. $p \in L(s_0)$ where L is the labeling function of Kripke Structure M
- ▶ $M, \pi \models \neg\varphi$ iff $\neg(M, \pi \models \varphi)$
- ▶ $M, \pi \models \varphi_1 \wedge \varphi_2$ iff $M, \pi \models \varphi_1$ and $M, \pi \models \varphi_2$

▶ 88

Copyright 2009 by Abhik Roychoudhury

next-state operator of LTL

- ▶ $M, \pi \models X\varphi$ iff $M, \pi^1 \models \varphi$
 - ▶ Path starting from **next state** satisfies φ




▶ 89

Copyright 2009 by Abhik Roychoudhury

Finally operator of LTL

- ▶ $M, \pi \models F\varphi$ iff $\exists k \geq 0 M, \pi^k \models \varphi$
 - ▶ Path starting from an **eventually** reached state satisfies φ




▶ 90

Copyright 2009 by Abhik Roychoudhury

Globally operator of LTL

- $M, \pi \models G\phi$ iff $\forall k \geq 0 M, \pi^k \models \phi$

- Path **always** satisfies ϕ (all suffixes of the path satisfy ϕ)




91

Copyright 2009 by Abhik Roychoudhury

Until operator of LTL

- $M, \pi \models \phi_1 U \phi_2$ iff $\exists k \geq 0$ such that

- $M, \pi^k \models \phi_2$, and
- $\forall 0 \leq j < k M, \pi^j \models \phi_1$




A trace satisfying $p U q$, where $p, q \in \text{Prop}$

92

Copyright 2009 by Abhik Roychoudhury

Until Operator




93

Copyright 2009 by Abhik Roychoudhury

Release operator of LTL


- $M, \pi \models \phi_1 R \phi_2$ iff
- Either $\forall k \geq 0 M, \pi^k \models \phi_2$
- OR both of the following hold
 - $\exists k \geq 0 M, \pi^k \models \phi_1$
 - $\forall 0 \leq j \leq k M, \pi^j \models \phi_2$
- ϕ_1 releases the req. for ϕ_2 to hold.



94

Copyright 2009 by Abhik Roychoudhury


Release – Case 1



95

Copyright 2009 by Abhik Roychoudhury

Release – Case (2)



96

Copyright 2009 by Abhik Roychoudhury

Exercise – (1)


- ▶ The light is *always* green.
- ▶ Whenever the light is red, it *eventually* becomes green.
- ▶ Whenever the light is green, it remains green *until* it becomes yellow.
- ▶ Whenever the light is yellow, it becomes red *immediately* after.
- ▶ Encode these properties in LTL.

▶ 97

Copyright 2009 by Abhik Roychoudhury

Exercise – (2)

- ▶ Check whether the four LTL properties in the previous slide are satisfied by our simple traffic light controller.



▶ 98

Copyright 2009 by Abhik Roychoudhury

LTL Exercise – (3)

Consider a resource allocation protocol where n processes P_1, \dots, P_n are contending for exclusive access of a shared resource. Access to the shared resource is controlled by an arbiter process. The atomic proposition req_i is true only when P_i explicitly sends an access request to the arbiter. The atomic proposition gnt_i is true only when the arbiter grants access to P_i . Now suppose that the following LTL formula holds for our resource allocation protocol.

- ▶ $G (req_i \Rightarrow F gnt_i)$

▶ 99

Copyright 2009 by Abhik Roychoudhury


LTL Exercise – (3)

- ▶ Explain in English what the property means.
- ▶ Is this a desirable property of the protocol ?
- ▶ Suppose that the resource allocation protocol has a distributed implementation so that each process is implemented in a different site. Does the LTL property affect the communication overheads among the processes in any way ?

▶ 100

Copyright 2009 by Abhik Roychoudhury


Model Checking



▶ 101

Copyright 2009 by Abhik Roychoudhury

Recap: Model Checking for model-based testing



▶ 102

Copyright 2009 by Abhik Roychoudhury

Encoding test specifications

Def. 1

- ▶ A trace σ satisfies a test specification M if σ contains at least one linearization of M as a **contiguous subsequence**.
- ▶ Given MSC M ,
 - ▶ define $\text{Lin}(M)$ = set of linearizations of M .
 - ▶ For each linearization $\sigma = e_1, e_2, \dots, e_k$ define
 - Define $\text{prop}_\sigma = F(e_1 \wedge X(e_2 \wedge X(\dots X(e_k) \dots)))$
 - ▶ Define property φ_M corresponding to M as
 - $\varphi_M = \neg (\bigvee_{\sigma \in \text{Lin}(M)} \text{prop}_\sigma)$
- ▶ A counter-example to φ_M is a test satisfying M .

▶ 103

Copyright 2009 by Abhik Roychoudhury

Encoding test specifications


Def. 2

- ▶ A trace σ satisfies a test specification M if σ contains at least one linearization of M as a **subsequence**.
- ▶ Given MSC M ,
 - ▶ define $\text{Lin}(M)$ = set of linearizations of M .
 - ▶ For each linearization $\sigma = e_1, e_2, \dots, e_k$ define
 - $n_\sigma = \neg (e_1 \vee e_2 \vee \dots \vee e_k)$
 - $\text{prop}_\sigma = (n_\sigma \mathbf{U} (e_1 \wedge X(n_\sigma \mathbf{U} (e_2 \wedge X(\dots X(n_\sigma \mathbf{U} e_k) \dots))))$
 - ▶ Define property φ_M corresponding to M as
 - $\varphi_M = \neg (\bigvee_{\sigma \in \text{Lin}(M)} \text{prop}_\sigma)$
- ▶ A counter-example to φ_M is a test satisfying M .

▶ 104

Copyright 2009 by Abhik Roychoudhury

Model Checking



▶ 105

Copyright 2009 by Abhik Roychoudhury

LTL Model Checking - steps

1. Consider $\neg\varphi$. None of the exec. traces of M should satisfy $\neg\varphi$.
2. Construct a finite-state automata $A_{\neg\varphi}$ such that
 - $\text{Language}(A_{\neg\varphi}) = \text{Traces satisfying } \neg\varphi$
3. Construct the synch product $M \times A_{\neg\varphi}$
4. Check whether any exec trace σ of M is an exec trace of the product $M \times A_{\neg\varphi}$ i.e. check $\text{Language}(M \times A_{\neg\varphi}) = \text{empty-set?}$
 - Yes: Violation of φ found, report counterexample σ
 - No: Property φ holds for all exec traces of M .

▶ 106

Copyright 2009 by Abhik Roychoudhury

Recap: finite-state automata

- ▶ $A = (Q, \Sigma, Q_0, \rightarrow, F)$
 - ▶ Q is a finite set of states
 - ▶ Σ is a finite alphabet
 - ▶ $Q_0 \subseteq Q$ is the set of initial states
 - ▶ $\rightarrow \subseteq Q \times \Sigma \times Q$ is the transition relation
 - ▶ $F \subseteq Q$ is the set of final states.
- ▶ What is the Language of such an automaton?

▶ 107

Copyright 2009 by Abhik Roychoudhury

Recap: finite-state automata

- ▶ Regular languages:
 - ▶ Accept any finite-length string $\sigma \in \Sigma^*$ which ends in a final state.
- ▶ ω -regular languages:
 - ▶ Accept any infinite-length string $\sigma \in \Sigma^\omega$ which visits a final state infinitely many times.
- ▶ Set of strings accepted = Language of the automata.

▶ 108

Copyright 2009 by Abhik Roychoudhury


LTL properties to automata

- ▶ Given a LTL property p
 - ▶ we want to convert p to an automata A_p s.t.
 - ▶ $\text{Language}(A_p) = \text{strings / traces satisfying } p$
- ▶ LTL properties are checked over infinite traces.
 - ▶ Given an infinite trace σ and a LTL property p , we can check whether $\sigma \models p$
- ▶ To convert LTL properties to finite-state automata, consider automata accepting inf.-length traces.
 - ▶ $\text{Language}(A_p)$ is ω -regular, not regular.

▶ 109

Copyright 2009 by Abhik Roychoudhury

LTL properties to automata



- ▶ Meaning as a regular language
 - ▶ $(a+b)^*b^+$
 - ▶ All finite length strings ending with b
- ▶ Meaning as a ω -regular language
 - ▶ All infinite length strings with finitely many a

▶ 110

Copyright 2009 by Abhik Roychoudhury

LTL properties to automata

- ▶ Given a LTL property ϕ
 - ▶ We convert it to a ω -regular automata A_ϕ
- ▶ $\text{Language}(A_\phi) = \{\sigma \mid \sigma \in \Sigma^\omega \wedge \sigma \models \phi\}$
 - ▶ $\text{Language}(A_\phi)$ is defined as per the ω -regular notion of string acceptance. It accepts inf. length strings.
 - ▶ All infinite length strings satisfying ϕ form the language of A_ϕ
 - ▶ Whether an infinite length string satisfies ϕ (or not) is defined as per LTL semantics.

▶ 111

Copyright 2009 by Abhik Roychoudhury

Recall: LTL Model Checking


1. Consider $\neg\phi$. None of the exec. traces of M should satisfy $\neg\phi$.
2. Construct a finite-state automata $A_{\neg\phi}$ such that
 - $\text{Language}(A_{\neg\phi}) = \text{Traces satisfying } \neg\phi$
3. Construct the **synch product** $M \times A_{\neg\phi}$
4. Check whether any exec trace σ of M is an exec trace of the product $M \times A_{\neg\phi}$ i.e. check $\text{Language}(M \times A_{\neg\phi}) = \text{empty-set?}$
 - Yes: Violation of ϕ found, report counterexample σ
 - No: Property ϕ holds for all exec traces of M .

▶ 112

Copyright 2009 by Abhik Roychoudhury

Example: Verify GFp


- ▶ Construct negation of the property
 - ▶ $\neg\text{GF}p \equiv \text{FG}\neg p$
- ▶ Construct automata accepting infinite length traces satisfying $\text{FG}\neg p$



▶ 113

Copyright 2009 by Abhik Roychoudhury

Example: LTL property to automata









Represents negation of the LTL property
 $G (p \Rightarrow (p \cup q))$

Internally generated by SPIN when the user wants to verify the LTL property.

▶ 114

Copyright 2009 by Abhik Roychoudhury



Nested DFS – step 1

- ▶ procedure **dfs1(s)**
 - ▶ push s to Stack1
 - ▶ add {s} to States1
 - ▶ if accepting(s) then
 - ▶ States2 := empty; seed := s; dfs2(s)
 - ▶ endif
 - ▶ for each transition $s \rightarrow s'$ do
 - ▶ if $s' \notin \text{States1}$ then dfs1(s')
 - ▶ endfor
 - ▶ pop s from Stack1
- ▶ end

▶ 121


Copyright 2009 by Abhik Roychoudhury

Nested DFS – step 2

- ▶ procedure **dfs2(s)**
 - ▶ push s to Stack2
 - ▶ add {s} to States2
 - ▶ for each transition $s \rightarrow s'$ do
 - ▶ if $s' = \text{seed}$ then **report acceptance cycle**
 - ▶ else if $s' \notin \text{States2}$ then dfs2(s')
 - ▶ endif
 - ▶ endfor
 - ▶ pop s from Stack2
- ▶ end

▶ 122

Copyright 2009 by Abhik Roychoudhury



▶ 123

Copyright 2009 by Abhik Roychoudhury

Organization

- ▶ So Far
 - ▶ What is a Model?
 - ▶ ATC – Running Example
 - ▶ How to model such requirements
 - ▶ How to validate the models
 - ▶ Simulations,
 - ▶ Model-based testing,
 - ▶ Model Checking
 - ▶ **Model Checkers**
 - SPIN

▶ 124

Copyright 2009 by Abhik Roychoudhury

SPIN

- ▶ A tool for modeling complex concurrent and distributed systems.
- ▶ Provides:
 - ▶ Promela, a protocol meta language
 - ▶ A model checker
 - ▶ A random simulator for system simulation
 - ▶ Promela models can be automatically generated from a safe subset of C.

▶ 125

Copyright 2009 by Abhik Roychoudhury

Our Usage

- ▶ Learn Promela, a low-level modeling language.
- ▶ Use it to model simple concurrent system protocols and interactions.
- ▶ Gain experience in verifying such concurrent software using the SPIN model checker.
- ▶ Gives a feel (at a small scale)
 - ▶ What are hard-to-find errors ?
 - ▶ How to find the bug in the code, once model checking has produced a counter-example ?

▶ 126

Copyright 2009 by Abhik Roychoudhury


Another possible usage?

- ▶ Write programs in C
 - ▶ Or C programs for each process in a distributed sys.
- ▶ Generate Promela Code from C automatically.
- ▶ Use the model checker of SPIN to search through the model represented by the Promela code (automatic verification).
- ▶ But ...
 - ▶ C → Promela tool relatively new.
 - ▶ Promela itself is useful for modeling protocols etc.

▶ 127

Copyright 2009 by Abhik Roychoudhury

Our Usage



▶ 128

Copyright 2009 by Abhik Roychoudhury

Features of Promela

- ▶ Concurrency
 - ▶ Multiple processes in a system description.
- ▶ **Asynchronous Composition**
 - ▶ At any point one of the processes active.
 - ▶ Interleaving semantics
- ▶ Communication
 - ▶ Shared variables
 - ▶ Message passing
 - ▶ Handshake (synchronous message passing)
 - ▶ Buffers (asynchronous message passing)

▶ 129

Copyright 2009 by Abhik Roychoudhury

Features of Promela

- ▶ Within a process
 - ▶ **Non-determinism** : supports the situation where all details of a process may not be captured in Promela model.
 - ▶ Standard C-like syntax
 - ▶ Assignment
 - ▶ Switch statement
 - ▶ While loop
 - ▶ Guarded command
 - Guard and body may not be evaluated together, that is, atomically.

▶ 130

Copyright 2009 by Abhik Roychoudhury

Example 0

```

byte state = 0;

proctype A()
{
    byte tmp;

    (state==0) -> tmp = state;
    tmp = tmp+1;
    state = tmp;
}

init { run A(); }
    
```

state : Global Variable
tmp : Local Variable
(state==0) -> tmp = state is a guarded command (blocked if the guard is false).
 Only one process created.
 Final value of **state** is 1
But SPIN allows multiple processes to be created.

▶ 131

Copyright 2009 by Abhik Roychoudhury

Example 1

```

byte state = 0;

proctype A()
{
    byte tmp;

    (state==0) -> tmp = state;
    tmp = tmp+1;
    state = tmp;
}

init { run A(); run A(); }
    
```

We need to define how processes are scheduled.

▶ 132

Copyright 2009 by Abhik Roychoudhury

SPIN's process scheduling

- ▶ All processes execute concurrently
- ▶ Interleaving semantics
 - ▶ At each time step, only one of the "active" processes will execute (**non-deterministic choice** here)
 - ▶ A process is active, if it has been created, and its "next" statement is not blocked.
 - ▶ Each statement in each process executed atomically.
 - ▶ Within the chosen process, if several statements are enabled, one of them executed non-deterministically.
 - ▶ We have not seen such an example yet !

▶ 133

Copyright 2009 by Abhik Roychoudhury

SPIN Execution Semantics

- ▶ Select an enabled transition of any thread, and execute it.
- ▶ A transition corresponds to one statement in a thread.
 - ▶ Handshakes must be executed together:
 - ▶ `chan x = [0] of {...};`
 - ▶ `x!l` `||` `x?data`

▶ 134

Copyright 2009 by Abhik Roychoudhury

SPIN Execution Engine

```

▶ while ( (E = executable(s)) != {} )
▶   for some (p,t) ∈ E
▶   { s' = apply(t.effect, s); /* execute the chosen statement */
▶     if (handshake == 0)
▶     { s = s';
▶       p.curstate = t.target;
▶     }
▶   }
▶   else{ ...
    
```

▶ 135

Copyright 2009 by Abhik Roychoudhury

SPIN Execution Engine

```

▶ /* try to complete the handshake */
▶ E' = executable(s'); /* E' = {} ⇒ s unchanged */
▶ for some (p',t') ∈ E'
▶ { s = apply(t'.effect, s');
▶   p'.curstate = t'.target;
▶   p'.curstate = t'.target;
▶ }
▶ handshake = 0
▶ } /* else */
▶ } /* for some (p,t) ∈ E */
▶ } /* while ((E = executable(s)) ... */
▶ while (stutter) { s = s;
    
```

▶ 136

Copyright 2009 by Abhik Roychoudhury

Example 2

```

bit flag;
byte sem;
proctype myprocess(bit i)
{ (flag != 1) -> flag = 1;
  sem = sem + 1;
  sem = sem - 1;
  flag = 0;
}
proctype observer() {
  assert( sem != 2 );
}

init {
  atomic{
    run myprocess(0);
    run myprocess(1);
    run observer();
  }
}
    
```

All three processes
Instantiated together

▶ 137

Copyright 2009 by Abhik Roychoudhury

Issues

- ▶ Initial values of sem, flag not given
 - ▶ All possible init. values used for model checking.
- ▶ The system being verified is the asynchronous composition
 - ▶ `myprocess(0) || myprocess(1)`
- ▶ The property is the invariant
 - ▶ `G sem ≠ 2`
- ▶ Local & global invariants can be specified inside code via assert statements.

▶ 138

Copyright 2009 by Abhik Roychoudhury

assert

- ▶ Of the form `assert B`
 - ▶ B is a boolean expression
 - ▶ If B then no-op else abort (with error).
- ▶ Can be used inside a process (local invariants)
 - ▶ `proctype P(...) { x = ... ; assert(x != 2); ... }`
- ▶ Or as a separate observer process (global invariants)
 - ▶ `proctype observer(){ assert(x != 2); }`

▶ 139

Copyright 2009 by Abhik Roychoudhury

Example 3

```

bit flags[2];
byte sem, turn;
proctype myprocess(bit id) {
    flags[id] = 1;
    turn = 1 - id;
    flags[1-id] == 0 || turn == id;
    sem++;
    sem--;
    flags[id] = 0;
}

init() {
    atomic{
        run myprocess(0);
        run myprocess(1);
        run observer();
    }
}

proctype observer() {
    assert( sem != 2 );
}

```

▶ 140

Copyright 2009 by Abhik Roychoudhury

Issues

- ▶ Can you use SPIN to prove mutual exclusion ?
 - ▶ What purpose does `turn` serve ?
- ▶ Arrays have been used in this example.
 - ▶ Flags is global, but each element is updated by only one process in the protocol
 - ▶ Not enforced by the language features.
- ▶ Processes could alternatively be started as:
 - ▶ `active proctype myprocess(...)` {
 - ▶ Alternative to dynamic creation via `run` statement

▶ 141

Copyright 2009 by Abhik Roychoudhury

So far, in SPIN

- ▶ Process creation and interleaving.
- ▶ Process communication via shared variables.
- ▶ Standard data structures within a process.
- ▶ Assignment, Assert, Guards.
- ▶ NOW ...
 - ▶ Guarded IF and DO statements
 - ▶ Channel Communication between processes
 - ▶ Model checking of LTL properties

▶ 142

Copyright 2009 by Abhik Roychoudhury

Will this loop terminate?

```

byte count;

proctype counter()
{
    do
        :: count = count + 1
        :: count = count - 1
        :: (count == 0) -> break
    od;
}

```

Enumerate the reasons for non-termination in this example

▶ 143

Copyright 2009 by Abhik Roychoudhury

This loop will not terminate

```

active proctype TrafficLightController() {
    byte color = green;
    do
        :: (color == green) -> color = yellow;
        :: (color == yellow) -> color = red;
        :: (color == red) -> color = green;
    od;
}

```



▶ 144

Copyright 2009 by Abhik Roychoudhury

Channels

- ▶ SPIN processes can communicate by exchanging messages across channels
- ▶ Channels are typed.
- ▶ Any channel is a FIFO buffer.
- ▶ Handshakes supported when buffer is null.
- ▶ **chan ch = [2] of bit;**
 - ▶ A buffer of length 2, each element is a bit.
- ▶ Array of channels also possible.
 - ▶ Talking to diff. processes via dedicated channels.

▶ 145

Copyright 2009 by Abhik Roychoudhury

Example with channels

chan data, ack = [1] of bit;

```

proctype node1() {
node2() {
  do
  :: data!1;
  :: ack?1;
od
}

init{ atomic{
  run node1(); run node2();
}
}

```

▶ 146

Copyright 2009 by Abhik Roychoudhury

Example with channels

chan data, ack = [1] of bit;

```

proctype node1() {
node2() {
  do
  :: data!1;
  :: ack?1;
od
}

init{ atomic{
  run node1(); run node2();
}
}

```

▶ 147

Copyright 2009 by Abhik Roychoudhury

More Involved Example


- ▶ Alternating Bit Protocol
 - ▶ Reliable channel communication between sender and receiver.
 - ▶ Exchanging msg and ack.
 - ▶ Channels are lossy
 - ▶ Attach a bit with each msg/ack.
 - ▶ Proceed with next message if the received bit matches your expectation.

▶ 148

Copyright 2009 by Abhik Roychoudhury

ABP Architecture

Implemented as SPIN processes



▶ 149

Copyright 2009 by Abhik Roychoudhury

Sender code

```

chan datachan = [2] of { bit };
chan ackchan = [2] of { bit };

active proctype Sender()
{
  bit out, in;
  do
  :: datachan!out ->
    ackchan?in;
    if
    :: in == out -> out = 1-out;
    :: else fi
  od
}

```

▶ 150

Copyright 2009 by Abhik Roychoudhury

Receiver code

- ▶ `chan datachan = [2] of { bit };`
- ▶ `chan ackchan = [2] of { bit };`

```
active proctype Receiver()
{
  bit in ;
  do
    :: datachan?in -> ackchan!in
    :: timeout -> ackchan!in
  od
}
```

▶ 151

Copyright 2009 by Abhik Roychoudhury

Timeouts

▶ Special feature of the language

- ▶ Time **independent** feature.
 - ▶ Do not specify a time as if you are programming.
- ▶ True if and only if there are no executable statements in any of the currently active processes.
- ▶ True modeling of deadlocks in concurrent systems (and the resultant recovery).

▶ 152

Copyright 2009 by Abhik Roychoudhury

Model Checking in SPIN

- ▶ $(P1 \parallel P2 \parallel P3) \models \varphi$
 - ▶ P1, P2, P3 are Promela processes
 - ▶ φ is a LTL formula
 - ▶ Construct a state machine via
 - ▶ M, asynchronous composition of processes P1, P2, P3
 - ▶ $A_{\neg\varphi}$, representing $\neg\varphi$
 - ▶ Show that “language” of $M \times A_{\neg\varphi}$ is empty
 - ▶ No accepting cycles.
- ▶ All these steps have been studied by us !!

▶ 153

Copyright 2009 by Abhik Roychoudhury

Specifying properties in SPIN

▶ Invariants

- ▶ Local: via `assert` statement insertion
- ▶ Global: `assert` statement in a monitor process

▶ Deadlocks

▶ Arbitrary Temporal Properties (entered by user)

- ▶ SPIN is a LTL model checker.

▶ Why Verify, not Test?

- ▶ “I have been fishing all day, I have found a number of fish since the morning, I cannot find any more now, I am pretty sure, there aren’t any left!”
- ▶ Bug finding techniques will ensure worse coverage than fishing in a small pond.

▶ 154

Copyright 2009 by Abhik Roychoudhury

Connect system & property in SPIN

• System model

- `int x = 100;`
- `active proctype A()`
 - `{`
 - `do`
 - `:: x % 2 -> x = 3 * x + 1`
 - `od`
 - `}`
- `active proctype B()`
 - `{`
 - `do`
 - `:: !(x % 2) -> x = x / 2`
 - `od`
 - `}`

• Property

- `GF (x == 1)`
- Insert into code
 - `#define q (x == 1)`
- Now try to verify `GF q`

▶ 155

Copyright 2009 by Abhik Roychoudhury

Model Checking in SPIN

- ▶ SPIN does not use SCC detection for detecting acceptance cycles (and hence model checking)
- ▶ The nested DFS algorithm used in SPIN is more space efficient in practice.
 - ▶ SCC detection maintains **two integer numbers per node**. (*dfs* and *lowlink* numbers)
 - ▶ Nested DFS maintains only one integer.
 - ▶ This optimization is important due to the huge size of the product graph being traversed on-the-fly by model checker.
- ▶ Find acceptance states reachable from initial states (DFS).
- ▶ Find all such acceptance states which are reachable from itself (DFS).
- ▶ Counter-example evidence (if any) obtained by simply concatenating the two DFS stacks.

▶ 156

Copyright 2009 by Abhik Roychoudhury


Enforcing Fairness

- ▶ All LTL counter-examples are acceptance cycles.
- ▶ No point in reporting acceptance cycles which arise out of unfair scheduling.
- ▶ If there are K active concurrent processes in the Promela model being verified, all of these processes should have transitions within the acceptance cycle found.
- ▶ --- Weak fairness requirement
- ▶ How to enforce this requirement?
- ▶ Linear blow-up in state space.
- ▶ Create $(K+2)$ copies of $(P_1 || \dots || P_K) \times M(\neg \varphi)$
- ▶ φ is the property being verified

157

Copyright 2009 by Abhik Roychoudhury

Enforcing Fairness




Also, if state s in i^{th} copy has no outgoing transition by P_i add the transition

s in i^{th} copy $\longrightarrow s$ in $(i+1)^{\text{th}}$ copy

▶ 158

Copyright 2009 by Abhik Roychoudhury

Enforcing Fairness



159

Copyright 2009 by Abhik Roychoudhury

More readings on SPIN

- ▶ <http://spinroot.com/spin/Man/Manual.html>
 - ▶ SPIN manual
- ▶ The model checker SPIN (Holzmann)
 - ▶ IEEE transactions on software engineering, 23(5), 1997.
- ▶ <http://spinroot.com/spin/Doc/SpinTutorial.pdf>
 - ▶ SPIN beginner's tutorial (Theo Ruys)
- ▶ "The SPIN model checker: primer and reference manual", by Holzmann (mostly chapters 2,3,7,8)

160

Copyright 2009 by Abhik Roychoudhury