

Communication Validation CS 4271 Lecture 7

Abhik Roychoudhury
National University of Singapore

<http://www.comp.nus.edu.sg/~abhik/>

1

Copyright 2009 by Abhik Roychoudhury


What is it about?

- Communication compatibility among different components of an embedded system.
- Is it that important?
 - Pieces of a complex embedded system may be taken from off-the-shelf components.
 - Communication protocol in each component may be different.
 - Need a protocol converter to allow communication
 - YES !

2

Copyright (c) 2009, Abhik Roychoudhury

Notion: Interface




- Two views of interface
 - Passive entity: provides pin-mappings!
 - Active entity: a separate process in charge of communication on the component's behalf.
 - Control flow of its own.

3

Copyright (c) 2009, Abhik Roychoudhury

Enabling communication




4

Copyright (c) 2009, Abhik Roychoudhury

Why converter and interfaces?

- Bus-based communication - Each component hooked to the bus, has its own bus interface.
 - Common in system-on-chip bus protocols such as AMBA (in ARM).
- Bus controller or arbiter acts as the central converter, enabling communication among the bus interfaces of the components.



5


Organization

- Task of converter/interfaces
 - Enable communication.
 - Resolve protocol incompatibilities.
- What are the common incompatibilities?
- Converter synthesis

6


Copyright (c) 2009, Abhik Roychoudhury

1. Signal ordering mixed up




Copyright (c) 2009, Abhik Roychoudhury

Signal ordering mixed up




Copyright (c) 2009, Abhik Roychoudhury

2. Different Signal Alphabet




Copyright (c) 2009, Abhik Roychoudhury

Different Signal Alphabet




Copyright (c) 2009, Abhik Roychoudhury




Copyright (c) 2009, Abhik Roychoudhury

3. Mismatch in data format



Copyright (c) 2009, Abhik Roychoudhury

4. Mismatch in data rates



▶ 13

Copyright (c) 2009, Abhik Roychoudhury


Organization

- ▶ Task of converter/intrafaces
 - ▶ Enable communication.
 - ▶ Resolve protocol incompatibilities.
- ▶ What are the common incompatibilities?
- ▶ Converter synthesis
 - ▶ Represent native protocols and converter as FSM.

▶ 14

Copyright (c) 2009, Abhik Roychoudhury


Example: Incompatible protocols



▶ 15

Copyright (c) 2009, Abhik Roychoudhury


Converter Synthesis



▶ 16


Copyright (c) 2009, Abhik Roychoudhury

Converter Synthesis




▶ 17

Copyright (c) 2009, Abhik Roychoudhury



▶ 18


Copyright (c) 2009, Abhik Roychoudhury



Converter

- Product of the incompatible protocol FSMs.
 - Sending and receiving of each signal de-linked.
 - Sending and receiving are separate events.
- What about shared signals?
 - Signals in the common alphabet.
 - Typically include "data" signals.
 - If the sending and receiving happen together, we can avoid storing these signals in converter.
 - This restricts behaviors of converter - fewer exec. traces.

20 Copyright (c) 2009, Abhik Roychoudhury



Converter

- Protocol FSMs may contain infinite length traces.
 - Protocol FSM = Interface of a component.
 - Ongoing interaction with other components.
 - FSM with cycles.
- In that case,
 - Converter also needs to be a cyclic FSM.
 - "Sessions" of the protocol interactions across components need to be synchronized.
 - Explicitly (adding new messages), or
 - Implicitly (same msg. at session end in each component).

22 Copyright (c) 2009, Abhik Roychoudhury

