Write a SV program for Control units i. MAIN CONTROL UNIT: module Main_control(input logic [6:0] opcode, regWrite, output logic output logic ALUSrc, output logic memRead, output logic memWrite, output logic branch, output logic [1:0] ALUOp, output logic mem_reg); always_comb begin regWrite = 0; mem_reg=0; ALUSrc = 0; memRead = 0;memWrite = 0; branch = 0;ALUOp = 2'b00; case (opcode) 7'b0110011: begin // R-type instructions regWrite = 1; ALUOp = 2'b10; end 7'b0010011: begin // I-type instructions regWrite = 1; ALUSrc = 1; ALUOp = 2'b00; end 7'b0000011: begin // Load instructions regWrite = 1;

memRead = 1;

ALUSrc = 1;

```
mem_reg=1;
      end
      7'b0100011: begin
                          // Store instructions
        memWrite = 1;
        ALUSrc = 1;
      end
      7'b1100011: begin
                          // Branch instructions
        branch = 1;
        ALUOp = 2'b01;
      end
      default: begin
      regWrite=0;
       ALUSrc=0;
        memRead=0;
        memWrite=0;
        branch=0;
        ALUOp=0;
        end
    endcase
end
endmodule
ALU CONTROL UNIT:
module Alu_control(input logic [1:0] ALUOp,
  input logic [2:0] funct3,
  input logic funct7_5,
  output logic [3:0] ALUControl
);
always_comb begin
 ALUControl = 4'b1111;
```

```
if (ALUOp == 2'b00) begin
      ALUControl = 4'b0010; // ADD
    end
    else if (ALUOp == 2'b01) begin
      ALUControl = 4'b0110; // SUB
    end
    else if (ALUOp == 2'b10) begin
      case (funct3)
       3'b000: ALUControl = funct7_5 ? 4'b0110 : 4'b0010; // SUB if funct7_5=1, ADD if funct7_5=0
        3'b111: ALUControl = 4'b0000; // AND
        3'b110: ALUControl = 4'b0001; // OR
        default: ALUControl = 4'b1111; // Undefined
      endcase
    end
end
endmodule
```