```
i.
       Write a SV program for Memory Access & Writeback Stage
MEMORY ACCESS:
module memstage #(parameter N=32, M=1024) (
  input logic [N-1:0] alu_out, data_in,
  input logic mem_read, mem_write,
  output logic [N-1:0] data_out
);
logic [N-1:0] mem [0:M-1];
always_comb
       begin
       if( mem_read==1 && mem_write==0)
               data_out= mem[alu_out];
       else if (mem_read==0 && mem_write==1) begin
               mem[alu_out]= data_in;
               data_out= 32'b0;
               end
       else
               data_out= 32'b0;
       end
endmodule
WRITEBACK STAGE:
module write_back1 #(parameter N=32)(
       input logic [N-1:0] alu_result,
       input logic [N-1:0] data_out,
       input logic mem_reg,
       output logic [N-1:0] wr_data
       );
       //memory ME memory
```

(.alu\_result(alu\_result),.data\_in(data\_in),.mem\_read(mem\_read),.mem\_write(mem\_write),.data\_ou

mux\_1 wb\_mux (alu\_result,data\_out,mem\_reg,wr\_data);

t(data\_out));

## endmodule

```
ii.Write a SV program for Data memory
module data_mem #(parameter N=32) (
  input logic [N-1:0] alu_out, data_in,
  input logic mem_read, mem_write,
  output logic [N-1:0] data_out
);
memstage g1(alu_out, data_in,mem_read, mem_write,data_out);
endmodule
```