• Implement full adder with two 4x1 multiplexer:


- From the truth table,
- Carry= $\sum_{m}(3,5,6,7)$
- Sum= $\sum_{m}(1,2,4,7)$


Implementation table for Sum


	D0	D1	D2	D3
$ar{A}$	0	1	2	3
Α	4	5	6	7
	Α	$ar{A}$	$ar{A}$	Α

Implementation Table for Carry:


	D0	D1	D2	D3
$ar{A}$	0	1	2	3
Α	4	5	6	7
	0	Α	Α	1








Large Multiplexer: Ex: 8:1 Mux Using 4:1



S2	S1	S0	${f F}$
0	0	0	IO
0	0	1	I 1
0	1	0	I2
0	1	1	I3
1	0	0	I4
1	0	1	I5
1	1	0	I6
1	1	1	I7

16:1 Multiplexer using 4:1 mux.




S3	S2	S1	S0	F
0	0	0	0	I 0
0	0	0	1	I 1
0	0	1	0	I2
0	0	1	1	I3
0	1	0	0	I4
0	1	0	1	I 5
0	1	1	0	I6
0	1	1	1	I7
1	0	0	0	I8
1	0	0	1	I 9
1	0	1	0	I10
1	0	1	1	I11
1	1	0	0	I12
1	1	0	1	I13
1	1	1	0	I14
1	1	1	1	I15

Applications of Multiplexer:


- Data Routing
- Logic Function generator
- Control sequencer
- Parallel to serial converter


Demultiplexer(Data Distributor):

- The word Demultiplex is one to many. Demultiplexing is a process of taking information from one input and transmitting the same over one of several output
- It is also called data distributor or serial to parallel converter.



1:4 Demultiplexer:-







S1	S0	Y0	Y1	Y2	Y3
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

When S1S0=00,the output Y0=Din and the remaining output are '0'.

When S1S0=00,AND gate associated with the data input Y0 has two of its input is equal to 1 and third input is connected to Din. The other AND gates have at least one input equal to 0,which makes their output equal to 0.


1:8 Demultiplexer:






INPUT							Ol	UTP	UT			
En	D	S ₂	S₁	So	Y_0	Y ₁	Y ₂	\mathbf{Y}_3	Y_4	Y ₅	Y_6	Y ₇
0	Χ	Χ	Х	Х	0	0	0	0	0	0	0	0
1	Χ	0	0	0	D	0	0	0	0	0	0	0
1	Χ	0	0	1	0	-D ₁	0	0	0	0	0	0
1	Χ	0	1	0	0	0	Ď	0	0	0	0	0
1	Χ	0	1	1	Ò	0	0	D	0	0	0	0
1	Χ	1	0	0	0	0	0	0	D	0	0	0
1	Χ	1,,,	νΩ,,	al <mark>b</mark> c	.0	1+ 0 -1	0	.0,	0	D	0	0
1	Χ	1	1	0	0	0	0	0	Ô	0	D	0
1	Χ	1	1	1	0	0	0	0	0	0	0	D

1:8 Demux Using two 1:4 Demux:




☐ Implement the full subtractor using Demultiplexer


Difference D= $f(A,B,C)=\sum m(1,2,4,7)$ Bout= $f(A,B,C)=\sum m(1,2,3,7)$



Design 1:32 demultiplexer tree using 1:4 and 1:8 demux and implement following multi output combinational logic. F1= $\sum m(0,10,20,30)$ And F2= $\sum m(0,5,15,25)$



 \clubsuit Implement the following function using Demux:f1(A,B,C)= $\sum (0,3,7)$, f2(A,B,C)= $\sum m(1,2,5)$



Parity Generator and Checker:

What is Parity Generator?


- A <u>Parity Generator</u> is a Combinational Logic Circuit that Generates the Parity bit in the Transmitter.
- A Parity bit is used for the Purpose of Detecting Errors during Transmissions of binary Information.
- It is an Extra bit Included with a binary Message to Make the Number of 1's either Odd or Even.

Two Types of Parity

- In <u>Even</u> Parity, the added Parity bit will Make the Total Number of 1's an Even Amount.
- In <u>Odd</u> Parity, the added Parity bit will Make the Total Number of 1's an Odd Amount.

Parity Generator Truth Table and Logic Diagram

3-	bit Messa	Odd	Even	
X	Y	Z	Parity Bit	Parity Bit
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1



Boolean Expression

Even Pair

$$P = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$$

$$= \overline{X}(\overline{Y}Z + Y\overline{Z}) + X(\overline{Y}\overline{Z} + YZ)$$

$$= \overline{X}(Y \oplus Z) + X(\overline{Y} \oplus \overline{Z})$$

$$= X \oplus (Y \oplus Z)$$

Odd Pair

$$P = \overline{X}\overline{Y}\overline{Z} + \overline{X}YZ + X\overline{Y}Z + XY\overline{Z}$$


$$= \overline{X}(\overline{Y}\overline{Z} + YZ) + X(\overline{Y}Z + Y\overline{Z})$$

$$= \overline{X}(\overline{Y} \oplus \overline{Z}) + X(Y \oplus Z)$$

$$= \overline{X} \oplus (Y \oplus Z)$$

K-Map Simplification

X^{YZ}	00	01	11	10
	0	1	0	1
	1	0	1	0




Parity Checker

- A Circuit that Checks the Parity in the Receiver is called <u>Parity Checker</u>.
- The Parity Checker Circuit Checks for Possible Errors in the Transmission.
- Since the Information Transmitted with Even Parity, the Received must have an even number of 1's.If it has odd number of 1's, it indicates that there is a Error occurred during Transmission.
- The Output of the Parity Checker is denoted by PEC(Parity Error Checker). If there is error, that is, if it has odd number of 1's, it will indicate 1. If no then PEC will indicate 0.

Even Parity Checker:

4-	bit receive	ed messag	Desites assess about 6	
A	В	C	P	Parity error check Cp
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0




$$\mathbf{CP} = \overline{\mathbf{A}} \ \overline{\mathbf{B}} \ (\overline{\mathbf{C}} \ \mathbf{D} + \underline{\mathbf{C}} \ \overline{\mathbf{D}}) + \overline{\mathbf{A}} \ \mathbf{B} \ (\overline{\mathbf{C}} \ \overline{\mathbf{D}} + \mathbf{C} \ \mathbf{D}) + \mathbf{A} \ \mathbf{B} \ (\overline{\mathbf{C}} \ \overline{\mathbf{D}} + \mathbf{C} \ \overline{\mathbf{D}}) + \mathbf{A} \ \overline{\mathbf{B}} \ (\overline{\mathbf{C}} \ \overline{\mathbf{D}} + \mathbf{C} \ \mathbf{D})$$

$$= \overline{A} \ \overline{B} (C \oplus D) + \overline{A} B (\overline{C \oplus D}) + AB (C \oplus D) + A\overline{B} (\overline{C \oplus D})$$

$$= (\overline{A} \ \overline{B} + A B) (C \oplus D) + (\overline{A} B + A \overline{B}) (\overline{C} \oplus \overline{D})$$

$$= (A \oplus B) \oplus (C \oplus D)$$



Odd Parity Check

4-bit received message				D	
A	В	C	P	Parity error check Cp	
0	0	0	0	1	
0	0	0	1	0	
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	0	
0	1	0	1	1	
0	1	1	0	1	
0	1	1	1	0	
1	0	0	0	0	
1	0	0	1	1	
1	0	1	0	1	
1	0	1	1	0	
1	1	0	0	1	
1	1	0	1	0	
1	1	1	0	0	
1	1	1	1	1	

The expression for the PEC in the above truth table can be simplified by K-map as

AB	00	01	11	10
00	1	0	-1	0
01	0	1	О	1
11	1	0	1	0
10	0	1	0	1