BECE102L	Digital Systems Design	L T P C 3 0 0 3
Pre-requisite	Nil	Syllabus version
		1.0
Course Objective		
	n understanding of Boolean algebra and logic functions	
	he knowledge of combinational and sequential logic circ	cuit design.
	nd model the data path circuits for digital systems.	
	a strong understanding of programmable logic.	orilog UDI
5. Enable tr	e student to design and model the logic circuits using V	eniog HDL.
Course Outcom		
	course the student will be able to	
	the logic functions using and Boolean principles and K-	map
	Combinational and Sequential logic circuits using Veril	
Design th	e various combinational logic circuits and data path circ	uits
	and apply the design aspects of sequential logic circuits	
	and apply the design aspects of Finite state machines	
6. Examine	the basic architectures of programmable logic devices	
Mandada A Diai	(-11	0.1
Module:1 Digi		8 hours
	: Basic definitions, Axiomatic definition of Boolean Algel	
	of Boolean Algebra, Boolean Functions, Canonical an Boolean functions. Gate-Level Minimization: The Map N	
	duct of Sums and Sum of Products Simplification	
	Logic Families: Digital Logic Gates, TTL and CMOS log	
impiornomation.	20glo i alimico. Digital 20glo Catos, i i 2 ana Cinico log	io rarrimoo.
Module:2 Veri	log HDL	5 hours
Lexical Convent	ions, Ports and Modules, Operators, Dataflow Mo	delling, Gate Leve
Modelling, Behav	vioural Modeling, Test Bench	
	gn of Combinational Logic Circuits	8 hours
	re, Half Adder, Full Adder, Half Subtractor, Full Su	
	olexers, De-multiplexers, Parity generator and chec exer and De-multiplexer. Modeling of Combinational	
Verilog HDL.	exer and be-multiplexer. Modeling of Combinational	logic circuits using
Module:4 Des	gn of data path circuits	6 hours
N-bit Parallel Ad	der/Subtractor, Carry Look Ahead Adder, Unsigned Ar	ray Multiplier, Booth
Multiplier, 4-Bit N	lagnitude comparator. Modeling of data path circuits us	ing Verilog HDL
•	gn of Sequential Logic Circuits	8 hours
	ps - SR, D, JK & T, Buffer Registers, Shift Registers -	
	synchronous sequential circuits: state table and state	
	lo-n, Johnson, Ring, Up/Down, Asynchronous co	unter. Modeling of
sequential logic	circuits using Verilog HDL	
Modulo:6 Dec	an of ESM	4 hours
•	gn of FSM hine(FSM):Mealy FSM and Moore FSM , Design E	
	ing of FSM using Verilog HDL	variibie . Seduelice
actourion, Model	ing of a civil dolling volling a loc	

Module:7Programmable Logic Devices4Types of Programmable Logic Devices: PLA, PAL, CPLD, FPGA Generic Architecture

4 hours

Mod	lule:8	Contemporary issues				2 hours	
Guest lecture from Industries and R & D Organizations							
Total Lecture hours: 45 h					45 hours		
Text	Textbook(s)						
1.	M. Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the						
	Verilog HDL and System Verilog, 2018, 6 th Edition, Pearson Pvt. Ltd.						
Reference Books							
1.	Ming-Bo Lin, Digital Systems Design and Practice: Using Verilog HDL and FPGAs,						
	2015, 2nd Edition, Create Space Independent Publishing Platform.						
2.	Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2009, 2nd					Synthesis, 2009, 2nd	
	edition, Prentice Hall of India Pvt. Ltd.						
3.	. Stephen Brown and ZvonkoVranesic, Fundamentals of Digital Logic with Verilog						
	Design, 2013, 3rd Edition, McGraw-Hill Higher Education.						
Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final							
Assessment Test							
Rec	ommer	ded by Board of Studies	14-05-2022				
App	Approved by Academic Council			Date	DD-MM	-YYYY	

D	BECE102P Digital Systems Design Lab		L 0	T 0	P 2	<u>C</u>			
Pre-requisite		Nil			∟∠ yllal				
	To roquisito Till				version				
					1.0				
Cou	ırse Objectiv	re e							
	 To apply 	theoretical knowledge gained in the theory course ar	nd ge	et h	ands	s-on			
	experienc	ee of the topics.							
	ırse Outcom								
		course the student will be able to							
		imulate and synthesize combinational logic circuits, data pa	th ci	rcuit	s and	d			
		Il logic circuits using Verilog HDL							
		nd implement FSM on FPGA							
	Design ar	nd implement small digital systems on FPGA							
	cative Exper			1					
1.	Characteristics of Digital ICs, Realization of Boolean expressions				2 hours				
	Design and Verilog modeling of Combinational Logic circuits 4 hours								
2.		<u> </u>				rs			
2. 3.	Design and	Verilog modeling of various data path elements - Adders			hou hou	rs			
3. 4.	Design and Design and	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers	S	2		rs rs			
3.	Design and Design and	Verilog modeling of various data path elements - Adders	S	2	hou	rs rs rs			
3. 4.	Design and Design and Implementa	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers	S	2 2	hou hou	rs rs rs			
3. 4. 5.	Design and Design and Implementa Implementa	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit)		2 2 2	hou hou hou	rs rs rs rs			
3.4.5.6.	Design and Design and Implementa Implementa	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters		2 2 2	hou hou hou hou	rs rs rs rs			
3.4.5.6.	Design and Design and Implementa Implementa Design and and Shift re	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters		2 2 2 2	hou hou hou hou	rs rs rs rs rs			
3. 4. 5. 6. 7.	Design and Design and Implementa Implementa Design and and Shift re Design and	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters gisters		2 2 2 2 2 2	hou hou hou hou	rs rs rs rs rs			
3. 4. 5. 6. 7.	Design and Design and Implementa Implementa Design and and Shift re Design and Implementa	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters gisters Verilog modeling of complex sequential circuits		2 2 2 2 2 2 2 2	hou hou hou hou hou	rs rs rs rs rs rs rs rs			
3. 4. 5. 6. 7. 8. 9.	Design and Design and Implementa Implementa Design and and Shift re Design and Implementa Design and	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters gisters Verilog modeling of complex sequential circuits tion of Sequential circuits - (FPGA / Trainer Kit)		2 2 2 2 2 2 2 2 2	hou hou hou hou hou	rs rs rs rs rs rs rs rs rs			
3. 4. 5. 6. 7. 8. 9.	Design and Design and Implementa Implementa Design and and Shift re Design and Implementa Design and Design and	Verilog modeling of various data path elements - Adders Verilog modeling of various data path elements - Multipliers tion of combinational circuits – (FPGA / Trainer Kit) tion of data path circuit - (FPGA / Trainer Kit) Verilog modeling of simple sequential circuits like Counters gisters Verilog modeling of complex sequential circuits tion of Sequential circuits - (FPGA / Trainer Kit) Verilog modeling of FSM based design – Serial Adder		2 2 2 2 2 2 2 2 2	hou hou hou hou hou hou	rs rs rs rs rs rs rs rs rs			

12. Design of ALU				4 hours		
		Total L	aboratory Hours	30 hours		
Mode of Assessment: Continuous Assessment and Final Assessment Test						
Recommended by Board of Studies	14-05-2022					
Approved by Academic Council	No. xx	Date	DD – MM - YYYY			