## Intro to Processor Architecture

Course Project

**Abhinav S** - 2022102037 **Chirag Goyal** - 2022102041

 $March\ 7,\ 2024$ 

#### Overview

The main objective of the project is to code a processor in verilog capable of executing all Y86-64 ISA instriuctions. First, a sequential architecture has been considered. The final goal is to design a 5-stage pipelined implementation.

## Sequential Processor

We describe a processor called SEQ (for "sequential" processor). On each clock cycle, SEQ performs all the steps required to process a complete instruction. This would require a very long cycle time, however, and so the clock rate would be unacceptably low. Our purpose in developing SEQ is to provide a first step toward our ultimate goal of implementing an efficient pipelined processor.

## Organizing Processing into Stages

- 1. Fetch
- 2. Decode
- 3. Execute
- 4. Memory
- 5. Write-back
- 6. PC update

## Basic Overview of Each Stage

- 1. Fetch: The fetch stage reads the bytes of an instruction from memory, using the program counter (PC) as the memory address. From the instruction it extracts the two 4-bit portions of the instruction specifier byte, referred to as icode (the instruction code) and ifun (the instruction function). It possibly fetches a register specifier byte, giving one or both of the register operand specifiers rA and rB. It also possibly fetches an 8-byte constant word valC. It computes valP to be the address of the instruction following the current one in sequential order. That is, valP equals the value of the PC plus the length of the fetched instruction.
- 2. Decode: The decode stage reads up to two operands from the register file, giving values valA and/or valB. Typically, it reads the registers designated by instruction fields rA and rB, but for some instructions, it reads register %rsp.
- 3. Execute: In the execute stage, the arithmetic/logic unit (ALU) performs the operation specified by the instruction (according to the value of ifun), computes the effective address of a memory reference, or increments or decrements the stack pointer. We refer to the resulting value as valE. The condition codes are possibly set. For a conditional move instruction, the stage will evaluate the condition codes and move condition (given

by ifun) and enable the updating of the destination register only if the condition holds by updating rB to 15 if conditions are not met. Similarly, for a jump instruction, it determines whether or not the branch should be taken.

- 4. Memory: The memory stage may write data to memory, or it may read data from memory. We refer to the value read as valM.
- 5. Write-back: The write-back stage writes up to two results to the register file.
- 6. PC Update: The PC is set to the address of the next instruction.

# Opcodes and function codes for all the instruction we need to implement

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 f	n rA r	В							
irmovq V, rB	3 0	Fr	В				V			
rmmovq rA, D(rB)	4 0	rA r	В				D			
mrmovq D(rB), rA	5 0	rA r	В				D			
OPq rA, rB	6 fi	n rA r	В							
jXX Dest	7 f	n Dest								
call Dest	8 0	Dest								
ret	9 0									
pushq rA	A 0	rA F								
popq rA	B 0	rA F								

1) Fetch: In the fetch stage we are required to read instruction by instruction from the instruction memory and find the values of icode, ifun, rA, rB and valC according to the instruction.

- 1. The fetch unit of the processor fetches the instruction from the memory location indicated by the program counter (PC).
- 2. After fetching the instruction, the program counter is typically incremented to point to the next instruction in memory. This prepares the processor to fetch the net instruction during the next cycle.

- 3. While not strictly part of the fetch stage, often the fetched instruction undergoes initial decoding to determine its type and any additional information needed for execution. This information may include opcode, operand addresses, and other control signals.
- 4. It also computes valP which is the address where next instruction will be present. In case of jump or call, the next instruction might be in a different address.

## Fetch code for different instructions:

Instruction	Code
OPq rA,rB	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
rrmovq rA,rB	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
irmovq V,rB	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$
rmmovq rA,D(rB)	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$
mrmovq D(rB),rA	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$
pushq rA	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$

popq rA	$icode: ifun \leftarrow M_1[PC]$ $rA: rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
jXX Dest	$icode: ifun \leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$
call Dest	$icode: ifun \leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$
ret	$icode: ifun \leftarrow M_1[PC]$
	$valP \leftarrow PC + 1$

## Fetch Code

```
module fetch(input clk,input [63:0] pc,output reg
     [63:0] valP, output reg [7:0] opcode, output reg
     [7:0] rArB, output reg [63:0] valC, output reg [1:0]
     status);
      reg addrerror;
      reg instrerror;
      reg halterror;
      wire addrerror1, addrerror2, addrerror3, addrerror4;
      reg [7:0] instructionmemory [1023:0];
       initial begin
         $readmemb("Demo.txt", instructionmemory);
       end
       reg [63:0] val_2;
10
       reg [63:0] val_1;
11
12
       checkpc inst1_pc(pc,addrerror1);
       checkpc inst2_pc(pc+1,addrerror2);
14
       checkpc inst3_pc(pc+9,addrerror3);
15
       checkpc inst4_pc(pc+8,addrerror4);
16
17
      integer i;
18
19
```

```
20
21
      always @(posedge clk) begin
        if(addrerror1==0) begin
22
           opcode=instructionmemory[pc];
23
        end
24
        else begin
           opcode=8'b00000000;
26
        end
27
28
        if(addrerror2==0) begin
29
           rArB=instructionmemory[pc+1];
30
        end
31
32
        else begin
           rArB=0;
33
        end
34
35
       if(addrerror3==0) begin
36
           val_2[63:56] = instructionmemory[pc+9];
37
               val_2[55:48] = instructionmemory[pc+8];
              val_2[47:40] = instructionmemory[pc+7];
              val_2[39:32] = instructionmemory[pc+6];
           val_2[31:24] = instructionmemory[pc+5];
38
              val_2[23:16] = instructionmemory[pc+4];
              val_2[15:8] = instructionmemory[pc+3];
              val_2[7:0] = instructionmemory[pc+2];
        end
39
        else begin
40
           val_2 = 0;
41
        end
43
         if(addrerror4==0) begin
44
           val_1[63:56] = instructionmemory[pc+8];
45
               val_1[55:48] = instructionmemory[pc+7];
               val_1[47:40] = instructionmemory[pc+6];
               val_1[39:32] = instructionmemory[pc+5];
           val_1[31:24] = instructionmemory[pc+4];
46
              val_1[23:16] = instructionmemory[pc+3];
              val_1[15:8] = instructionmemory[pc+2];
              val_1[7:0] = instructionmemory[pc+1];
        end
47
        else begin
48
           val_1=0;
49
        end
50
      if (opcode == 8 'b00010000 | | opcode == 8 'b00000000
52
           ||opcode==8'b10010000) begin
53
           instrerror=0;
54
           addrerror=addrerror1;
55
           valP=pc+1;
56
      end
57
```

```
else if(opcode[7:4] == 4'b0010||opcode[7:4] == 4'b0110
58
            ||opcode[7:4]==4'b1010||opcode[7:4]==4'b1011)
59
                begin
            if ((opcode [7:4] ==4 'b0010&&opcode [3:0] >6)
60
            ||(\text{opcode}[7:4]==4', b0110\&\& opcode[3:0]>3)|
61
            ||(opcode[7:4]==4'b1011&&rArB[3:0]!=4'b1111)
            ||(opcode[7:4]==4'b1010&&rArB[3:0]!=4'b1111))
63
                begin
                 instrerror=1;
64
            end
65
            else begin
66
                 instrerror=0;
67
            end
            addrerror=addrerror1|addrerror2;
69
            valP=pc+2;
70
       end
71
       else
72
           if (opcode [7:4] ==4 'b0111 | | opcode [7:4] ==4 'b1000)
           begin
            if(opcode[7:4] == 4' b0111&&opcode[3:0] > 6) begin
73
                 instrerror=1;
74
            end
75
            else begin
76
                 instrerror=0;
77
            end
78
            valC=val_1;
79
            addrerror=addrerror1|addrerror4;
80
            valP=pc+9;
81
       end
       else if (opcode [7:4] ==4 'b0011 | | opcode [7:4] ==4 'b0100
83
            ||opcode[7:4] == 4'b0101) begin
84
            valC=val_2;
            addrerror=addrerror1|addrerror2|addrerror3;
86
            if (opcode [7:4] ==4 'b0011&&rArB [7:4]!=4 'b1111)
87
                begin
            instrerror=1;
88
            end
            else begin
90
                 instrerror=0;
91
            end
92
            valP=pc+10;
93
       end
94
       else begin
95
            addrerror=addrerror1;
            instrerror=1;
97
            valP=pc+1;
98
       end
99
100
      if(opcode == 8', b00000000) begin
101
       halterror=1;
102
```

```
end
103
      else begin
       halterror=0;
105
106
107
       if (addrerror == 1) begin
108
          status=2;//Invalid address
109
110
        else if(halterror==1)begin
111
            status=1;//1-halt
112
113
        else if(instrerror==1)begin
114
            status=3;//3-Invalid instruction
115
116
       else begin
117
            status=0;//0-correct instruction
118
119
       end
        end
   endmodule
121
```

Listing 1: Fetch Block

## **Code Explanation:**

- 1. The module declaration specifies the inputs and outputs of the module:
  - input clk: Clock signal input.
  - input [63:0] pc: Program Counter input of 64 bits.
  - output reg [63:0] valP: Value of the Program Counter output of 64 bits.
  - output reg [7:0] opcode: Opcode output of 8 bits.
  - output reg [7:0] rArB: Register A and B output of 8 bits.
  - output reg [63:0] valC: Value C output of 64 bits.
  - output reg [1:0] status: Status output of 2 bits.
- 2. Several internal variables are used in the module:-
  - reg addrerror: Register indicating whether there is an address error.
  - reg instrerror: Register indicating whether there is an instruction error.
  - reg halterror: Register indicating whether there is a halt error.
  - wire addrerror1, addrerror2, addrerror3, addrerror4: Wires used for address error checking.
  - wire [63:0] val\_1, wire [63:0] val\_2: These are variables that store certain bytes of instruction memory which may be part of the instruction being fetched.
  - reg [7:0] instructionmemory[1023:0]: Array representing instruction memory.

- 3. In the fetch stage, instructions are read from a text file "Demo.txt" which contains instructions in binary form. .
- 4. The code uses the checkpc function to determine if there are any address errors (addrerror1, addrerror2, addrerror3, addrerror4) for specific program counter (pc) values.
- 5. The fetch is inside a Synchronous always block and is executed at every positive edge of the clock cycle.
- 6. Inside the **always** block, the code updates the values of opcode, rArB, val\_2, val\_1, instrerror, addrerror, and valP based on the conditions specified.
- 7. The conditions in the if statements check the opcode value and update the variables valC, valP accordingly. There are also conditions that handle different instruction types and error checking cases.
- 8. The code also sets the halterror value based on the opcode.
- 9. Based on the values of addrerror, halterror, and instrerror, the code sets the value of status to indicate the current status of the processor.

## 2)Decode:

#### Decode code for different instructions:

Instruction	Code
OPq rA,rB	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
rrmovq rA,rB	$valA \leftarrow R[rA]$
rmmovq rA,D(rB)	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
mrmovq D(rB),rA	$valB \leftarrow R[rB]$
pushq rA	$valA \leftarrow R[rA]$ $valB \leftarrow R[\%esp]$
popq rA	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$

call Dest	$valB \leftarrow R[\%esp]$
ret	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$

#### Decode Code

```
module decode (
    input [7:0] opcode,
    input [7:0] rArB,
    input [63:0] valC,
    output reg error,
    output reg [3:0] registernumber1,
    output reg [3:0] registernumber2
  ); //based on opcoded, sets register number to be
     read which goes to register which reads and
     gives the output
    reg error1,error2;
    always @(*) begin
10
      if(rArB[7:4] == 4'b1111) begin
11
             error1=1;
12
      end //checks if rA,rB are valid registers or
13
         not
      else begin
14
        error1=0;
16
      if(rArB[3:0] == 4' b1111) begin
17
        error2=1;
19
      end
      else begin
20
        error2=0;
21
      end
      if ((opcode[7:4] == 4'b0100) || (opcode[7:4]
23
         == 4'b0101) \mid \mid (opcode[7:4] == 4'b0110))
         begin
        registernumber1 = rArB[7:4];
        registernumber2 = rArB[3:0];
25
        error = error1|error2;
26
27
      else if (opcode[7:4] == 4'b0010) begin
        registernumber1 = rArB[7:4];
29
        registernumber2 = 4'b0000;
30
        error = error1|error2;
31
      else if (opcode[7:4] == 4'b0011) begin
```

```
34
         error=error2;
         registernumber1 = rArB[3:0];
         registernumber2 = 4'b0000;
36
37
      else if ((opcode[7:4] == 4'b1001) ||
38
          (opcode[7:4] ==
          4'b1000) | | (opcode [7:4] == 4'b1011)) begin
         registernumber1 = 4'b0100;
39
         registernumber2 = 4'b0100;
40
         error = 0;
41
      end
42
      else if (opcode [7:4] == 4 'b1010) begin
43
         registernumber1=rArB[7:4];
         registernumber2=4'b0100;
45
         error=error1;
46
      end
47
      else begin
         error = 0;
49
         registernumber1 = 4'b0000;
50
         registernumber2 = 4'b0000;
51
      end
52
    end
53
  endmodule
```

Listing 2: Decode Block

## **Code Explanation:**

- The decode module is responsible for decoding the instruction opcode and the rArB value to determine the register numbers to be read. Let's break down the code and explain its functionality:
  - \* input [7:0] opcode: Input opcode of 8 bits.
  - \* input [7:0] rArB: Input rArB value of 8 bits.
  - \* input [63:0] valC: Input value C of 64 bits.
  - \* **output reg** error: Output register indicating whether there is an error.
  - \* **output reg** [3:0] registernumber1: Output register indicating the first register number to be read.
  - \* **output reg** [3:0] registernumber2: Output register indicating the second register number to be read.
- The code declares registers 'error1' and 'error2' to keep track of errors in rA and rB.
- The decode block is an **always** @(\*) block and change its output whenever any input to it changes.
- Inside the **always** @(\*) block, the code checks if 'rArB[7:4]' and 'rArB[3:0]' are valid registers by comparing with '4'b1111'. If a register number is equal to '4'b1111', it means it is an invalid register. Based on the opcode and the values of 'rArB', the code determines

- the register numbers to be read and assigns them to 'register number1' and 'register number2' respectively.
- The code also checks various conditions to set the 'error' flag. If 'registernumber1' is read and error1 is 1,then error is set.Similarly for the other registernumber.
- The code uses if-else statements to handle different opcode cases and assign appropriate values to the output registers.
- If none of the opcode conditions are met, indicating an unknown or unsupported opcode, the code assigns default values ('0') to 'error', 'registernumber1', and 'registernumber2'.

## 3)Execute:

## Execute code for different instructions:

Instruction	Code
OPq rA,rB	$valE \leftarrow valB \ OP \ valA$
	setCC
rrmovq rA,rB	$valE \leftarrow 0 + valA$
irmovq V,rB	$valE \leftarrow 0 + valC$
rmmovq rA,D(rB)	$valE \leftarrow valB + valC$
mrmovq D(rB),rA	$valE \leftarrow valB + valC$
pushq rA	$valE \leftarrow valB + (-8)$
popq rA	$valE \leftarrow valB + 8$
jXX Dest	$Cnd \leftarrow Cond(CC, ifun)$
call Dest	$valE \leftarrow valB + (-8)$
ret	$valE \leftarrow valB + 8$

```
rrmovq 2 0
cmovle 2 1
cmovl 2 2
cmove 2 3
cmovne 2 4
cmovge 2 5
cmovg 2 6
```

Figure 1: Function Codes for cmovq

```
addq 6 0
subq 6 1
andq 6 2
xorq 6 3
```

Figure 2: Function Codes for OPq

```
    jmp
    7
    0

    jle
    7
    1

    jl
    7
    2

    je
    7
    3

    jne
    7
    4

    jge
    7
    5

    jg
    7
    6
```

Figure 3: Function Codes for jXX

#### **Execute Code**

```
module execute(input [7:0] opcode,input [7:0]
     rArB, input [63:0] valA, input [63:0] valB, input
      [63:0] valC, input [2:0] cc, output [63:0]
     valE,output reg [7:0] rArB_execute,output reg
     Cnd,output reg [2:0] cc_out);
2 reg [1:0] control;
3 wire overflow;
  reg Cnd_temp;
  reg [63:0] input1;
6 reg [63:0] input2;
7 reg op;
_{8}| ALU instance_execute
9 (input1, input2, control, valE, overflow); //ALU
      driven by input which varies with respecto to
     the opcode
10 always @(*) begin
  if(opcode[7:4] == 4'b0110) begin//6
                                            // changing
      input1, input2 based on icode
       control=opcode[1:0];
12
       input1=valB;
13
       input2=valA;
       op=1;
15
  end
16
  else if (opcode [7:4] == 4' b0100
  || \text{opcode} [7:4] == 4' \text{b0101}) \text{begin} / / 4,5
18
       control=2'b00;
19
       input1=valB;
20
       input2=valC;
       op=0;
22
23 end
  else if(opcode[7:4] == 4'b1011
  || opcode[7:4] == 4'b1001) begin // 9,11
       control=2'b00;
26
       input1=valB;
27
       input2=64,d8;
28
       op=0;
  end
30
  else if (opcode [7:4]==4'b0010) begin//2
31
        control=2'b00;
32
        input1=valA;
33
        input2=64'd0;
34
        op=0;
35
36 end
_{37} else if (opcode [7:4] == 4 'b1000
| | | opcode[7:4] = 4'b1010) begin //8,10
       control=2'b01;
39
       input1=valB;
```

```
input2=64'd8;
41
42
       op=0;
43
  end
44
  else if(opcode[7:4]==4'b0011) begin//3
45
      control=2'b00;
        input1=valC;
47
       input2=64'd0;
48
       op=0;
49
  end
50
  else begin
51
    op=0;
52
53
  end
  if(op==1) begin//updating cc if opq has occured
    cc_out[2] = overflow; // setting overflow bit after
56
        execute
    if(valE==0) begin//setting zero cc bit after
57
        execute
      cc_out[0]=1;
58
    end
    else begin
60
      cc_out[0]=0;
61
    end
62
63
    if(valE[63] == 1', b1) begin//setting output sign
64
        bit after execute
       cc_out[1]=1;
65
    end
    else begin
67
       cc_out[1]=0;
68
    end
69
70
    end
71
  else begin//setting output cc to input if no op
     in execute
    cc_out=cc;
  end
74
75
  if(opcode[3:0] == 4' b0000) begin
    Cnd_temp=1;
77
78
  else if(opcode[3:0]==4'b0001) begin//le
79
       Cnd_temp = (cc_out [1] ^cc_out [2]) | cc_out [0];
  //setting Cnd_temp for jump and cmov cases
     otherwise not used at all
    end
82
83
    else if (\text{opcode}[3:0]==4', \text{b0010}) begin//1
84
       Cnd_temp=cc_out[1]^cc_out[2];
85
```

```
86
     else if (opcode [3:0] == 4 'b0011) begin // e
87
       Cnd_temp=cc_out[0];
88
89
     else if(opcode[3:0] == 4'b0100)begin//ne
90
          Cnd_temp=~cc_out[0];
92
     else if (opcode [3:0] == 4 'b0101) begin // ge
93
          Cnd_temp=~(cc_out[1]^cc_out[2]);
94
95
     else if (opcode [3:0] == 4 'b0110) begin // g
96
     Cnd_temp= ~(cc_out[1]^cc_out[2])&~(cc_out[0]);
97
98
   end
   else begin
     Cnd_temp=0;
100
101
  if(opcode[7:4] == 4'b0010) begin//changing rB to 15
      if condition for cmov is not satisfied
       if(Cnd_temp==1) begin
103
          rArB_execute=rArB;
104
       end
105
       else begin
106
          rArB_execute [7:4] = rArB [7:4];
107
           rArB_execute[3:0]=4'b1111;
108
       end
   end
110
   else begin
111
     rArB_execute=rArB;
112
  end
114
   if(opcode [7:4] == 4'b0111) begin//setting Cnd for
115
      jump case. If Cnd is 1, jump to Dest, other wise
      no jump
     Cnd=Cnd_temp;
116
  end
117
  else begin
118
     Cnd=0;
  end
120
  end
121
  endmodule
```

Listing 3: Execute Block

## **Code Explanation:**

- The "execute" module takes several inputs, including opcode, rArB, valA, valB, valC, and cc. It also provides outputs such as valE, rArB\_execute, Cnd, and cc\_out. These inputs and outputs are used to perform various operations within the module.
- The module declares internal registers and wires, including reg [1:0] control,

wire overflow, and reg Cnd\_temp, which are used in different stages of execute.

- An Arithmetic Logic Unit (ALU) named "instance\_execute" is instantiated within the module. It takes input1, input2, control, valE, and an overflow wire as inputs to perform arithmetic and logical operations.
- Depending on the opcode, the code sets the values of control, input1, input2, and op. These values control the behavior of the ALU and determine the inputs for arithmetic or logical operations.
- If the op is set to 1 indicating OpQ, flags such as overflow, zero, and sign are updated accordingly in cc\_out.
- The code updates the condition code (cc\_out) based on the result of the ALU operation. Overflow, zero, and sign bits are set based on the values of overflow and valE.
- The lower 4 bits of the opcode are evaluated to determine the value of Cnd\_temp, representing the condition evaluation result based on the condition code (cc\_out). Various conditions such as less than, greater than, and equal to are checked, and Cnd\_temp is updated accordingly.
- For certain opcodes (e.g., cmovq), the code checks the condition (Cnd\_temp) and updates the destination register (rArB\_execute) accordingly. If the condition is not met, the destination register is set to 15 (invalid register).
- For jump instructions, the code sets the Cnd flag based on the evaluated condition (Cnd\_temp). If the condition is met, the code will perform the jump; otherwise, no jump will occur.

## 4)Memory:

## Memory code for different instructions:

Instruction	Code
rmmovq rA,D(rB)	$M_8[valE] \leftarrow valA$
mrmovq D(rB),rA	$valM \leftarrow M_8[valE]$
pushq rA	$M_8[valE] \leftarrow valA$
popq rA	$valM \leftarrow M_8[valA]$

call Dest	$M_8[valE] \leftarrow valP$
ret	$valM \leftarrow M_8[valA]$

## Memory Code

```
module memorywrite (input clk,input [7:0]
     opcode, input [7:0] rArB, input [63:0]
     valA,input [63:0] valE,input [63:0]
     valP,output reg reset,output reg [63:0]
     addr,output reg [63:0] val_write,output reg
     wrEn,output reg reEn);
    always @(*) begin
      if ((opcode[7:4] == 4'b0100) || (opcode[7:4]
         == 4'b1010)) begin
        reset = 0; addr = valE; val_write = valA;
           wrEn = 1; reEn = 0;
      end
      else if (opcode[7:4] == 4'b0101) begin
        reset = 0; addr = valE; val_write = valA;
           wrEn = 0; reEn = 1;
      end
      else if (opcode[7:4] == 4'b1011) begin
10
        reset = 0; addr = valA; val_write = valA;
           wrEn = 0; reEn = 1;
      end
12
      else if (\text{opcode}[7:4] == 4'b1000) begin
        reset = 0; addr = valE; val_write = valP;
14
           wrEn = 1; reEn = 0;
      end
15
      else if (opcode[7:4] == 4'b1001) begin
        reset = 0; addr = valA; val_write = valA;
17
           wrEn = 0; reEn = 1;
      end
18
      else begin
        reset = 0; addr = 0; val_write = 0; wrEn =
20
           0; reEn = 0;
      end
21
    end
  endmodule
```

Listing 4: Memory Block

## **Code Explanation:**

- The code checks the value of opcode [7:4] to determine the specific memory write operation to be performed.
  - Depending on the conditions of the opcode, the outputs of the module are updated as follows:
    - \* If opcode[7:4] is equal to 4'b0100 or 4'b1010, it indicates a specific memory write operation. In this case, the reset signal is set to 0, the addr is set to the value of valE, val\_write is set to the value of valA, wrEn (write enable) is set to 1, and reEn (read enable) is set to 0.
    - \* Similar conditions are checked for other opcode values, and the outputs are updated accordingly.
    - \* If none of the conditions are met, the else block is executed, setting reset, addr, val\_write, wrEn, and reEn to 0, representing a default state when no specific memory write or read operation is being performed.
- In summary, the "memorywrite" module interprets the opcode and other input values to select and perform specific memory write operations. It sets different control signals and data values based on the opcode value, allowing for versatile memory write capabilities based on the given conditions.

## 5) Write-back:

#### Write-back code for different instructions:

Instruction	Code
OPq rA,rB	$R[rB] \leftarrow valE$
rrmovq rA,rB	$R[rB] \leftarrow valE$
irmovq V,rB	$R[rB] \leftarrow valE$
mrmovq D(rB),rA	$R[rA] \leftarrow valM$
pushq rA	$R[\%rsp] \leftarrow valE$
popq rA	$R[\%rsp] \leftarrow valE$ $R[rA] \leftarrow valM$

call Dest	$R[\%rsp] \leftarrow valE$
ret	$R[\%rsp] \leftarrow valE$

#### Write-back Code

```
module registerwrite (input [7:0] opcode,input
     [7:0] rArB, input [63:0] valE, input [63:0]
     valM, output reg reset,
2 output reg [3:0] registernumber1, output reg [3:0]
     registernumber2, output reg [63:0]
     val_write1,output reg [63:0] val_write2,output
     reg wrEn);
    wire error1, error2;
    wire [63:0] temp1;
    wire [63:0] temp2;
    always @(*) begin
      if ((opcode[7:4] == 4'b0110) || (opcode[7:4]
         == 4'b0011) || (opcode[7:4] == 4'b0010))
        reset = 0;
10
        registernumber1 = rArB[3:0];
11
        registernumber2 = 4'b1111;
        val_write1 = valE;
13
        val_write2 = 64'hFFFFFFFFFFFF;
14
        wrEn=1;
16
      end
      else if (opcode[7:4] == 4'b0101) begin
17
        reset = 0;
18
        registernumber1 = rArB[7:4];
        registernumber2 = 4'b1111;
20
        val_write1 = valM;
21
        val_write2 = 64'hFFFFFFFFFFFF;
22
        wrEn=1;
23
      end
24
      else if (opcode[7:4] == 4'b1011) begin
25
        reset = 0;
26
        registernumber1 = 4'b0100;
        registernumber2 = rArB[7:4];
28
        val_write1 = valE;
29
        val_write2 = valM;
30
        wrEn=1;
      end
32
```

```
else if ((opcode[7:4] == 4'b1000) ||
33
          (opcode[7:4] == 4'b1001) || (opcode[7:4]
          == 4'b1010)) begin
         reset = 0;
34
         registernumber1 = 4'b0100;
35
         registernumber2 = 4'b1111;
         val_write1 = valE;
37
         val_write2 = valE;
38
         wrEn=1;
39
      end
40
      else begin
41
         reset = 0;
42
         registernumber1 = 4'b1111;
         registernumber2 = 4'b1111;
44
         val_write1 = valE;
45
         val_write2 = valE;
46
         wrEn=0;
47
48
       end
49
  endmodule
```

Listing 5: Write-Back Block

## Code Explanation:

- The module declares internal wires, including error1, error2, temp1, and temp2, to facilitate error checking and temporary storage of values.
- The code checks the value of opcode [7:4] to determine the specific register write operation to be performed.
  - Depending on the conditions of the opcode, the outputs of the module are updated as follows:

    - \* Similar conditions are checked for other opcode values, and the outputs are updated accordingly.
    - \* If none of the conditions are met, the else block is executed, setting reset, registernumber1, registernumber2, val\_write1, val\_write2, and wrEn to their default values.

## 6)PC-update:

## PC-update code for different instructions:

Instruction	Code
Opq,rrmovq,irmovq,rmmovq,mrmovq,pushq,popq	$PC \leftarrow valP$
jXX Dest	$PC \leftarrow Cnd?valC:valP$
call Dest	$PC \leftarrow valC$
ret	$PC \leftarrow valM$

## PC-update Code

```
module PCupdate(input [7:0] opcode,input [63:0]
     valP,input [63:0] valM,input [63:0] valC,input
     Cnd,output reg [63:0] finalval_PC);
    always @(*) begin
    if(opcode [7:4] == 4'b0111) begin
      if(Cnd==1) begin//if cnd is 1 jump to dest
        finalval_PC=valC;
      end
      else begin
        finalval_PC=valP;
      end
    end
10
    else if(opcode[7:4] == 4'b1000) begin
       finalval_PC=valC;
12
    end
13
    else if(opcode[7:4] == 4'b1001) begin
      finalval_PC=valM;
15
16
    else begin
17
      finalval_PC=valP;
    end
    end
  endmodule
```

Listing 6: PC-update Block

• The code checks the value of opcode [7:4] to determine the specific operation to be performed.

- If opcode [7:4] is equal to 4'b0111, it indicates a jump operation. Depending on the control condition (Cnd), the value of finalval\_PC is updated:
  - If Cnd is 1, the program counter is updated to the value of valC (destination).
  - If Cnd is not 1, the program counter remains unchanged (finalval\_PC = valP).
- If opcode[7:4] is equal to 4'b1000, the program counter is updated to the value of valC.
- If opcode[7:4] is equal to 4'b1001, the program counter is updated to the value of valM.
- If none of the above conditions are met, the else block is executed, setting finalval\_PC to the value of valP (default behavior).

## Limitations of Sequential Processor


- In sequential processor, instructions are executed one after the another. So, we need time for all stages of a instruction to be executed. So, clock time period is high and clock frequency is low.
- When one particular stage of a instruction is being executed, other stages are idle. This leads to waste of hardware and power.
- So, sequential processor is inefficient and this leads to need for pipelined processor in which multiple instructions are executed at a time across different stages.

## Pipelined Implementation

The first step to pipelining is the rearrangement of computation stages.

## Rearranging Stages

- The PC update stage in the SEQ implementation is the last stage in the cycle of an instruction.
- For the pipelined implementation, we should bring the PC update stage to the beginning of the cycle. This change allows us to continuously fetch the next instruction without having to wait for the PC update stage of the previous instruction to end, had it been at the end of the cycle. This rearrangement is known as circuit retiming, and it changes the general presentation of the circuit without affecting its local behavior.
- Moreover, it enables us to balance the delays between stages in the pipelined system. Now, with the PC update stage at the beginning of the cycle, it can continuously provide updated PC values to the fetch stage using the required values from different stages from instructions that have passed that stage.



## **Inserting Pipeline Registers**

- The next step to pipelining is inserting the pipeline registers. We know that in a pipelined implementation, we rearrange some of the hardware and signals in the SEQ implementation and insert pipeline registers between each stage. These registers stop the signals from one stage from flowing into the next stage and affecting the processing happening there.
- **F** the register inserted before the fetch stage holds a predicted value of the program counter, it is denoted as *F*.
- D sits between the fetch and decode stages. It holds information about the most recently fetched instruction for processing by the decode stage.
- E sits between the decode and execute stages. It holds information about the most recently decoded instruction and the values read from the register file for processing by the execute stage.


- M sits between the execute and memory stages. It holds the results of the most recently executed instruction for processing by the memory stage. It also holds information about branch conditions and branch targets for processing conditional jumps.
- W sits between the memory stage and the feedback paths that supply the computed results to the register file for writing and the return address to the PC selection logic when completing a ret instruction.

## Rearranging and relabelling signals

- In the pipelined implementation we will have all the signals of an instruction pass through every stage one by one and these will have to be names with respect to the stage it is currently in as it is not possible to have one signal icode and have ti account for all the 5 instructions running at the same time.
- So we maintain the signal at each stage and label them with respect to the stage as  $f_i code$ ,  $d_i code$ ,  $w_i code$ , etc.

## Architecture diagram

#### 1)Fetch Stage-



## Fetch-Stage Code

```
module fetch(input clk,input [3:0] M_icode,input
     M_Cnd, input [63:0] M_valA, input [3:0]
     W_icode, input [63:0] W_valM, input [63:0]
     F_predPC, input F_stall,
| input D_stall, input [63:0] D_valP, input [7:0]
     D_opcode,input [7:0] D_rArB,input [63:0]
     D_valC,input [1:0] D_stat,input D_bubble,
output reg [63:0] f_valP,output reg
     [7:0] f_opcode, output reg [7:0] f_rArB, output
     reg [63:0] f_valC,output reg [1:0]
     f_stat,output reg [63:0] f_predPC);
      reg addrerror;
      reg instrerror;
      reg halterror;
          addrerror1, addrerror2, addrerror3, addrerror4;
      reg [7:0] instructionmemory [4095:0];
       initial begin
          $readmemb("Demo.txt", instructionmemory);
10
         f_pc=0;
11
         stall=0;
       end
13
       reg [63:0] val_2;
14
       reg [63:0] f_pc;
       reg [63:0] val_1;
16
       integer i;
17
       reg stall;
18
20
21
      always @(*) begin
22
        if(stall) begin
           f_pc=F_predPC;
24
        end
25
26
         if (M_icode == 4'b0111 && M_Cnd == 0) begin
              f_pc=M_valA;
28
        end
29
         else if(W_icode==4'b1001) begin
30
             f_pc=W_valM;
        end
32
        else begin
33
          f_pc=F_predPC;
34
        end
36
37
        if(f_pc>4095) begin
```

```
addrerror1=1;
39
40
         end
         else begin
41
           addrerror1=0;
42
         end
43
         if(f_pc+1>4095) begin
45
           addrerror2=1;
46
         end
47
         else begin
48
           addrerror2=0;
49
         end
50
         if(f_pc+9>4095) begin
51
           addrerror3=1;
52
         end
53
         else begin
54
           addrerror3=0;
55
56
         end
57
         if(f_pc+8>4095) begin
58
           addrerror4=1;
         end
60
         else begin
61
           addrerror4=0;
62
         end
63
64
        if(addrerror1==0) begin
65
          f_opcode=instructionmemory[f_pc];
66
        end
        else begin
68
          f_opcode=8',b00000000;
69
        end
70
71
        if(addrerror2==0) begin
72
           f_rArB=instructionmemory[f_pc+1];
73
        end
74
        else begin
           f_rArB=0;
76
        end
77
        if(addrerror3==0) begin
79
           val_2[63:56] = instructionmemory[f_pc+9];
80
               val_2[55:48] = instructionmemory[f_pc+8];
               val_2[47:40] = instructionmemory[f_pc+7];
               val_2[39:32] = instructionmemory[f_pc+6];
           val_2[31:24] = instructionmemory[f_pc+5];
81
               val_2[23:16] = instructionmemory[f_pc+4];
               val_2[15:8] = instructionmemory[f_pc+3];
               val_2[7:0] = instructionmemory[f_pc+2];
        end
82
```

```
else begin
83
            val_2=0;
85
86
          if(addrerror4==0) begin
87
            val_1[63:56] = instructionmemory[f_pc+8];
                val_1[55:48] = instructionmemory[f_pc+7];
                val_1[47:40] = instructionmemory[f_pc+6];
                val_1[39:32] = instructionmemory[f_pc+5];
            val_1[31:24] = instructionmemory[f_pc+4];
89
                val_1[23:16] = instructionmemory[f_pc+3];
                val_1[15:8] = instructionmemory[f_pc+2];
                val_1[7:0] = instructionmemory[f_pc+1];
        end
90
        else begin
91
            val_1=0;
92
        end
93
94
       if (f_opcode == 8 'b00010000 | | f_opcode == 8 'b00000000
95
  ||f_opcode==8'b10010000) begin
96
            instrerror=0;
            addrerror = addrerror1;
98
            f_valP=f_pc+1;
99
       end
100
       else if(f_opcode[7:4] == 4'b0010
   ||f_{opcode}[7:4] == 4'b0110
102
   ||f_{\text{opcode}}[7:4] == 4' b1010 ||f_{\text{opcode}}[7:4] == 4' b1011)
103
      begin
            if((f_opcode[7:4] == 4 'b0010&&f_opcode[3:0] > 6)
            ||(f_{opcode}[7:4]==4, b0110 \&\&f_{opcode}[3:0]>3)
105
  ||(f_opcode[7:4]==4'b1011&&f_rArB[3:0]!=4'b1111)
106
  ||(f_opcode[7:4]==4'b1010&&f_rArB[3:0]!=4'b1111))
      begin
                 instrerror=1;
108
            end
109
            else begin
110
                 instrerror=0;
112
            addrerror=addrerror1 | addrerror2;
113
            f_valP=f_pc+2;
114
       end
115
       else if(f_opcode[7:4] == 4' b0111
116
  ||f_{\text{opcode}}[7:4] == 4' b1000) begin
117
            if (f_opcode [7:4] == 4 'b0111&&f_opcode [3:0] >6)
118
                begin
                 instrerror=1;
119
            end
120
            else begin
                 instrerror=0;
122
            end
123
```

```
f_valC=val_1;
124
             addrerror=addrerror1|addrerror4;
             f_valP=f_pc+9;
126
        end
127
        else
128
            if (f_opcode [7:4] ==4 'b0011 | | f_opcode [7:4] ==4 'b0100
   ||f_{\text{opcode}}[7:4] = 4' b0101) begin
129
             f_valC=val_2;
130
             addrerror=addrerror1|addrerror2|addrerror3;
131
             if (f_opcode [7:4] == 4 'b0011&&f_rArB [7:4]!=4 'b1111)
132
                 begin
             instrerror=1;
133
134
             end
             else begin
135
                  instrerror=0;
136
             end
137
             f_valP=f_pc+10;
138
        end
139
        else begin
140
             addrerror=addrerror1;
141
             instrerror=1;
142
             f_valP=f_pc+1;
143
        end
144
145
      if(F_stall==0) begin
        stall=0;
147
      if(f_opcode
148
           [7:4] ==4 'b0111 | | f_opcode [7:4] ==4 'b1000)
          begin
         f_predPC=f_valC;
149
      end
150
      else begin
151
         f_predPC=f_valP;
152
      end
153
      end
154
      else begin
155
        f_predPC=f_pc;
156
        stall=1;
157
      end
158
160
      if (f_opcode == 8'b00000000) begin
161
       halterror=1;
162
      end
      else begin
164
       halterror=0;
165
      end
166
        if (addrerror == 1) begin
168
          f_stat=2;
169
```

```
end
170
       else if(halterror==1)begin
            f_stat=1;
172
       end
173
       else if(instrerror==1)begin
174
            f_stat=3;
       end
176
       else begin
177
            f_stat=0;
       end
179
180
       if(F_stall) begin
181
182
          f_stat=0;
       end
183
184
       if(D_bubble) begin
185
         f_opcode=8'b00010000;
         f_stat=0;
187
188
189
       if(D_stall)begin
         f_opcode=D_opcode;
191
          f_valP=D_valP;
192
          f_valC=D_valC;
          f_rArB=D_rArB;
194
          f_stat=D_stat;
195
       end
196
       end
197
            initial begin
199
              $monitor("%d",f_pc);
       //
200
       // end
   endmodule
```

Listing 7: Fetch Block

## Explanation of Fetch Module

The provided Verilog code represents a module called fetch, which is responsible for fetching instructions from memory in a pipelined processor architecture. Below is a detailed explanation of the code:

- - Inputs:
  - \* clk: Clock signal for synchronous operation.
  - \* M\_icode: Instruction code from the memory stage.
  - \* M\_Cnd: Condition flag from the memory stage.
  - \* M\_valA: Value A from the memory stage.
  - \* W\_icode: Instruction code from the writeback stage.


- \* W\_valM: Value M from the writeback stage.
- \* F\_predPC: Predicted Program Counter (PC) from the fetch stage.
- \* F\_stall: Stall signal from the fetch stage.
- \* D\_stall: Stall signal from the decode stage.
- \* D\_valP: Value P from the decode stage.
- \* D\_opcode: Opcode from the decode stage.
- \* D\_rArB: rArB from the decode stage.
- \* D\_valC: Value C from the decode stage.
- \* D\_stat: Status from the decode stage.
- \* D\_bubble: Bubble signal from the decode stage.

#### - Outputs:

- \* f\_valP: Value P for the next stage.
- \* f\_opcode: Opcode for the next stage.
- \* f\_rArB: rArB for the next stage.
- \* f\_valC: Value C for the next stage.
- \* f\_stat: Status for the next stage.
- \* f\_predPC: Predicted Program Counter (PC) for the next cycle.
- Reads instruction memory from a file (Demo.txt) into the instructionmemory array.
  - Initializes variables f\_pc and stall.
- Updates the value of f\_pc based on control signals and conditions.
  - Checks for address errors (addrerror1, addrerror2, addrerror3, addrerror4) based on the calculated PC value.
  - Reads instruction bytes from memory based on the PC value and updates related variables (f\_opcode, f\_rArB, val\_1, val\_2).
  - Determines the next PC value (f\_valP) and updates control signals (f\_stat) based on the fetched opcode and other conditions.
  - Handles stall conditions based on control signals from the previous stages.
  - Sets halterror flag if the fetched opcode indicates a halt instruction.
  - Updates the  ${\tt f\_predPC}$  value based on stall conditions and the fetched opcode.
- Sets address error flags (addrerror1, addrerror2, addrerror3, addrerror4) if the calculated PC value exceeds the memory size.
  - Handles cases where instruction bytes cannot be read due to address errors.
- Detects instruction errors (instrerror) based on the fetched opcode and its associated conditions.
  - Updates the f\_stat signal accordingly.
- Manages stall conditions based on control signals (F\_stall) from the fetch stage and (D\_stall) from the decode stage.

- Adjusts the next PC value (f\_predPC) accordingly.
- - Sets the halterror flag if a halt instruction is encountered.
- Sets the output signals for the next stage based on the calculated values.

## 2)Decode Stage-



## Decode-Stage Code

```
module decode (
    input [7:0] D_opcode,
    input [7:0] D_rArB,
    input [63:0] D_valC,
    input [63:0] D_valP,
    input [1:0] D_stat,input E_bubble,
    input [3:0] e_dstE,input [63:0] e_valE,input
        [3:0] M_dstE, input [63:0] M_valE, input [3:0]
       M_dstM,input [63:0] m_valM,input [3:0]
       W_dstM, input [63:0] W_valM,
    input [3:0] W_dstE,input [63:0] W_valE,
    output reg [1:0] d_stat,
    output reg [7:0] d_opcode,
    output reg [63:0] d_valC,
11
    output reg [63:0] d_valA,
^{12}
    output reg [63:0] d_valB,
    output reg [3:0] d_dstE,
14
    output reg [3:0] d_dstM,
15
    output reg [3:0] d_srcA,
16
    output reg [3:0] d_srcB
17
18
  );
    reg error1, error2;
19
    reg error;
20
    reg check1,check2;
    reg [63:0] registers [15:0];
22
    integer i;
23
   initial begin
24
    for (i=0; i<16; i=i+1) begin
      registers[i]=0;
26
    end
27
    registers[4]=512;
28
   end
30
    always @(*) begin
31
32
34
      if(D_rArB[7:4] == 4'b1111) begin
35
             error1=1;
36
      end
      else begin
38
        error1=0;
39
      end
      if (D_rArB[3:0] == 4 'b1111) begin
        error2=1;
42
      end
43
      else begin
```

```
error2=0;
45
46
       end
47
48
       if (D_opcode [7:4] ==4 'b0010 | | D_opcode [7:4] ==4 'b0100
49
  | | D_opcode [7:4] ==4 'b0110 | | D_opcode [7:4] ==4 'b1010)
      begin
          d_srcA=D_rArB[7:4];
51
        check1=1;
52
       end
53
       else if(D_opcode[7:4] == 4'b1001
54
  || D_opcode[7:4] == 4'b1011) begin
55
          d_srcA=4'b0100;
56
          check1=0;
57
       end
58
       else begin
59
          d_srcA=4'b1111;
          check1=0;
61
62
63
       if (D_opcode [7:4] == 4 ' b0100
65 | | D_opcode [7:4] == 4 'b0101
  ||D_opcode[7:4] == 4'b0110) begin
          d_srcB=D_rArB[3:0];
67
          check2=1;
68
       end
69
       else if (D_opcode [7:4] == 4 'b1000
70
  ||D_opcode[7:4] == 4 'b1001
72 | | D_opcode [7:4] == 4 'b1010
  ||D_{\text{opcode}}[7:4] == 4' \text{b1011}) \text{ begin}
73
          d_srcB=4'b0100;
74
          check2=0;
75
76
       end
       else begin
77
          d_srcB=4'b1111;
78
          check2=0;
79
       end
81
       error=(check1&error1)|(check2&error2);
82
      if (D_opcode [7:4] == 4 ' b0011
84
  ||D_{\text{opcode}}[7:4] = 4' b0110 ||D_{\text{opcode}}[7:4] = 4' b0010) begin
85
           d_dstE=D_rArB[3:0];
86
       end
       else if(D_opcode[7:4] == 4' b1000
89 | | D_opcode [7:4] == 4 'b1001
_{90} | | D_opcode [7:4] ==4 'b1010 | D_opcode [7:4] ==4 'b1011)
      begin
           d_dstE=4'b0100;
91
       end
92
```

```
else begin
93
          d_dstE=4'b1111;
95
96
       if (D_opcode [7:4] == 4 ' b0101
97
   ||D_opcode[7:4]==4'b1011) begin
98
          d_dstM=D_rArB[7:4];
99
       end
100
       else begin
101
          d_dstM=4'b1111;
102
       end
103
104
105
       if(error==0) begin
106
          d_stat=D_stat;
107
       end
108
       else begin
109
          d_stat=3;
110
111
112
113
       if (D_opcode [7:4] ==4 'b0111 | | D_opcode [7:4] ==4 'b1000)
114
           begin
          d_valA=D_valP;
115
116
       end
       else if(d_srcA==e_dstE) begin
117
          d_valA=e_valE;
118
       end
119
       else if(d_srcA==M_dstM)begin
          d_valA=m_valM;
121
122
       else if(d_srcA==M_dstE) begin
123
          d_valA=M_valE;
124
125
       else if(d_srcA==W_dstM) begin
126
          d_valA=W_valM;
127
       end
       else if(d_srcA==W_dstE) begin
129
          d_valA=W_valE;
130
       end
131
       else begin
132
          d_valA=registers[d_srcA];
133
       end
134
       if(d_srcB==e_dstE) begin
136
          d_valB=e_valE;
137
       end
138
       else if(d_srcB==M_dstM)begin
          d_valB=m_valM;
140
       end
141
```

```
else if(d_srcB==M_dstE) begin
142
          d_valB=M_valE;
144
       else if(d_srcB==W_dstM) begin
145
          d_valB=W_valM;
146
       end
147
       else if(d_srcB==W_dstE) begin
148
          d_valB=W_valE;
149
       end
150
       else begin
151
          d_valB=registers[d_srcB];
152
       end
153
154
       if(E_bubble) begin
155
             d_opcode=8'b00010000;
156
             d_dstE=4'b1111;
157
             d_dstM=4'b1111;
             d_stat=0;
159
       end
160
       else begin
161
         d_opcode=D_opcode;
162
         d_valC=D_valC;
163
164
165
       registers[W_dstM]=W_valM;
166
       registers[W_dstE]=W_valE;
167
168
169
170
     end
171
172
   endmodule
```

Listing 8: Decode Block


## Explanation of Decode Module

The provided Verilog code represents a module called **decode**, responsible for decoding instructions in a pipelined processor architecture. Below is a detailed explanation of the code:

- - Inputs:
  - \* Various control signals (D\_opcode, D\_rArB, D\_valC, D\_valP, D\_stat) from the previous pipeline stages.
  - \* Bubble signal (E\_bubble) from the execute stage.
  - \* Results from the execute (e\_dstE, e\_valE), memory (M\_dstE, M\_valE, M\_dstM, m\_valM), and writeback (W\_dstM, W\_valM, W\_dstE, W\_valE) stages.

- Outputs:
  - \* Decoded control signals (d\_stat, d\_opcode, d\_valC, d\_valA, d\_valB, d\_dstE, d\_dstM, d\_srcA, d\_srcB) for the next pipeline stage.
- - Initializes an array of registers (registers) with zero values, except for register 4 which is set to 512 for stackpointer.
- Determines source registers (d\_srcA and d\_srcB) based on the opcode (D\_opcode) and D\_rArB.
  - Handles errors and sets the status (d\_stat) accordingly.
  - Computes values (d\_valA and d\_valB) for source operands using values from the execute, memory, and writeback stages, or from register file based on the source register indices.
  - Determines destination registers (d\_dstE and d\_dstM) the destination of valE and valM based on the opcode and D\_rArB for that instruction.
  - Sets output signals based on the bubble signal ( ${\tt E\_bubble})$  from the execute stage.
- - Updates the register file (registers) with values from the write-back stage.
- It also write data W\_valM and W\_valE into the registers using W\_dstM and W\_dstE as destinations respectively. These are outputs of the last pipelined register W.In instructions where nothing needs to be written, these destinations are set to 4'b1111.

### 3)Execute Stage-



### Execute-Stage Code

```
module execute(input [1:0] E_status,input [7:0]
      E_opcode, input [63:0] E_valA, input [63:0]
      E_valB, input [63:0] E_valC, input [3:0]
      E_dstE,input [3:0] E_dstM,
2 input [3:0] E_srcA, input [3:0] E_srcB,
3 output reg [1:0] e_status, output reg [3:0]
      e_icode,output [63:0] e_valE,output reg [63:0]
      e_valA,output reg [3:0] e_dstM,output reg
      e_Cnd,output reg [3:0] e_dstE);
4 reg [1:0] alufun;
5 wire overflow;
6 reg e_Cnd_temp;
7 reg [63:0] aluA;
s reg [63:0] aluB;
9 reg op;
10 reg [2:0] cc;
12 initial begin cc=0;
13 end
14 ALU
      instance_execute(aluA, aluB, alufun, e_valE, overflow);
15 always @(*) begin
    if (E_opcode [7:4] ==4' b0110
18 | | E_opcode [7:4] == 4 'b0100
19 | | E_opcode [7:4] == 4 'b0101
20 | | | E_opcode [7:4] ==4 'b1011 | | E_opcode [7:4] ==4 'b1001
21 | | E_opcode [7:4] == 4 'b1000 | E_opcode [7:4] == 4 'b1010)
    begin
       aluA=E_valB;
23
    end
24
    else begin
       aluA=0;
26
    end
27
28
    if (E_opcode [7:4] ==4' b0110
  ||E_{\text{opcode}}[7:4] == 4 \text{ 'b0010}) \text{ begin}
31
       aluB=E_valA;
32
    end
    else if (E_opcode [7:4] == 4 'b0011
35 | | E_opcode [7:4] == 4 'b0100
36 | | E_opcode [7:4] == 4'b0101) begin
       aluB=E_valC;
    else if (E_opcode [7:4] == 4'b1011
40 | | E_opcode [7:4] == 4 'b1001 | E_opcode [7:4] == 4 'b1000
```

```
41 | | E_opcode [7:4] == 4 'b1010) begin
42
       aluB=8;
43
44 else begin
    aluB=0;
45
46 end
47
48 if (E_opcode [7:4] == 4'b0110) begin
    alufun=E_opcode[1:0];
49
    op=1;
50
  end
51
52 else if (E_opcode [7:4] == 4 'b1000
53 | | E_opcode [7:4] == 4'b1010) begin
    alufun=1;
    op=0;
55
56 end
  else begin
57
58
    alufun=0;
    op=0;
59
  end
60
61
    e_status=E_status;
62
    e_icode=E_opcode[7:4];
63
    e_valA = E_valA;
64
    e_dstM=E_dstM;
66
  if(E_opcode[3:0] == 4'b0000) begin
67
    e_Cnd_temp=1;
68
  else if(E_opcode[3:0] == 4'b0001) begin
70
       e_Cnd_temp=(cc[1]^cc[2])|cc[0];
71
    \verb"end"
72
73
    else if (E_opcode [3:0] == 4'b0010) begin
74
       e_Cnd_temp=cc[1]^cc[2];
75
    end
76
    else if(E_opcode[3:0] == 4' b0011) begin
       e_Cnd_temp=cc[0];
78
79
    else if(E_opcode[3:0] == 4'b0100)begin
80
         e_Cnd_temp=~cc[0];
81
82
    else if(E_opcode[3:0] == 4'b0101)begin
83
         e_Cnd_temp=~(cc[1]^cc[2]);
85
    else if (E_opcode [3:0] == 4'b0110) begin
86
    e_Cnd_temp = ~(cc[1]^cc[2])&~(cc[0]);
87
_{88} end
89 else begin
e_Cnd_temp=0;
```

```
91 end
   if(E_opcode[7:4] == 4'b0010) begin
93
        if(e_Cnd_temp==1) begin
94
          e_dstE=E_dstE;
95
        end
        else begin
97
            e_dstE=4'b1111;
98
        end
99
   \verb"end"
100
   else begin
101
     e_dstE=E_dstE;
102
   \verb"end"
103
104
   if(E_opcode [7:4] == 4'b0111) begin
105
     e_Cnd=e_Cnd_temp;
106
   end
107
   else begin
108
     e_Cnd=0;
109
   end
110
111
   if(op==1) begin
112
     cc[2] = overflow;
113
     if(e_valE==0) begin
114
        cc[0]=1;
115
     end
116
     else begin
117
        cc[0]=0;
118
     end
120
     if(e_valE[63]==1',b1) begin
121
        cc[1]=1;
122
     end
123
     else begin
124
        cc[1]=0;
125
     end
126
   end
   end
128
129
   endmodule
```

Listing 9: Execute Block

### **Explanation of Execute Module**

- - Inputs:
  - \* Status signals (E\_status) and opcode (E\_opcode) from the previous pipeline stage.
  - \* Values of operands (E\_valA, E\_valB, E\_valC) and destination registers (E\_dstE, E\_dstM) from the previous pipeline stage.
  - \* Source register indices ( $E\_srcA$ ,  $E\_srcB$ ) from the decode stage.
  - Outputs:
    - \* Status signals (e\_status) and opcode (e\_icode) for the next pipeline stage.
    - \* Computed values (e\_vale) and destination register (e\_dste) for the writeback stage.
    - \* Condition flag (e\_Cnd) for conditional branches.
- - alufun: Signal to control ALU operation.
  - overflow: Signal indicating ALU overflow.
  - e\_Cnd\_temp: Temporary condition flag value.
  - aluA and aluB: Inputs to the ALU.
  - op: Operation control signal.
  - cc: Condition code register storing flags.
- Sets aluA and aluB based on the opcode.
  - Determines alufun based on the opcode for ALU operation selection
  - Computes ALU result (e\_valE) and sets overflow flag based on the ALU operation.
- Computes condition flags based on the opcode and ALU result.
  - Updates the condition code register (cc) based on the result.
- Determines the condition flag (e\_Cnd) for conditional branches based on the opcode.
  - Sets destination register (e\_dstE) based on the condition flag.
- Updates the condition code register (cc) and destination registers (e\_dstE) based on the ALU operation and opcode.

### 4) Memory Stage




Figure 4: Memory Stage

### Memory-Stage Code

```
module memorywrite (input [1:0] M_status,input
     [3:0] M_icode, input M_Cnd, input [3:0]
     M_dstE,input [3:0] M_dstM,input [63:0]
     M_valA,input [63:0] M_valE,
2 output reg [1:0] m_status, output reg [3:0]
     m_icode,output reg [63:0] m_valE,output reg
     [63:0] m_valM,output reg [3:0] m_dstE,output
     reg [3:0] m_dstM);
     reg [63:0] mem_addr;
     reg [7:0] datamemory [4095:0];
     reg mem_read,mem_write;
     integer i;
     reg dmem_error;
     initial begin
      for(i=0;i<4095;i=i+1) begin
        datamemory[i]=0;
10
      end
11
      datamemory [200] = 20;
      datamemory [208] = 21;
13
      datamemory [216] = 22;
14
      datamemory[224]=23;
15
     end
16
    always @(*) begin
17
        if ((M_icode == 4'b0100)
18
```

```
19 | | (M_icode == 4'b1010) | (M_icode == 4'b0101)
  || (M_icode ==4'b1000)) begin
21
          mem_addr = M_valE;
      end
22
      else if((M_icode == 4'b1011)
23
  ||(M_icode == 4'b1001)) begin
         mem_addr=M_valA;
25
      end
26
      else begin
27
         mem_addr=0;
28
      end
29
30
     m_valM[63:56] = datamemory[mem_addr+7];
31
         m_valM[55:48] = datamemory[mem_addr+6];
32
         m_valM[47:40] = datamemory[mem_addr+5];
33
         m_valM[39:32] = datamemory[mem_addr+4];
34
           m_valM[31:24] = datamemory[mem_addr+3];
35
           m_valM[23:16] = datamemory[mem_addr+2];
36
           m_valM[15:8] = datamemory [mem_addr+1];
37
           m_valM[7:0] = datamemory[mem_addr];
38
      if ((M_icode == 4'b0100)
40
  || (M_icode == 4'b1010)|(M_icode ==4'b1000)) begin
41
          mem_write =1;
42
      end
43
      else begin
44
         mem_write=0;
45
      end
46
      if ((M_icode == 4'b0101)
48
  || (M_{icode} == 4'b1011)|(|M_{icode} == 4'b1001))
49
      begin
          mem_read =1;
50
      end
51
      else begin
52
         mem_read=0;
53
      end
55
56
57
      if(mem_read|mem_write) begin
58
         if (mem_addr >4088) begin
59
           dmem_error=1;
60
         end
         else begin
62
           dmem_error=0;
63
         end
64
      end
      else begin
66
         dmem_error=0;
67
```

```
end
68
       if(dmem_error==0) begin
70
         m_status=M_status;
71
72
       if(mem_write) begin
         datamemory[mem_addr+7] = M_valA[63:56];
74
  datamemory [mem_addr+6] = M_valA [55:48]
75
  ; datamemory [mem_addr+5]=M_valA[47:40];
76
         datamemory[mem_addr+4]=M_valA[39:32]
77
  ; datamemory [mem_addr+3]=M_valA[31:24]
78
  ; datamemory [mem_addr+2] = M_valA [23:16];
79
         datamemory [mem_addr+1] = M_valA [15:8]
  ; datamemory [mem_addr] = M_valA [7:0];
81
82
        m_icode=M_icode;
83
        m_valE=M_valE;
        m_dstE=M_dstE;
85
        m_dstM=M_dstM;
86
       end
87
       else begin
         m_status=2;
89
       end
90
    end
91
92
93
94
  endmodule
```

Listing 10: Memory Block

### Explanation of Memory Write Module

The provided Verilog code represents a module called memorywrite, responsible for writing data to memory in a pipelined processor architecture and also for reading data.

#### • - Inputs:

- \* Status signals (M\_status) and instruction code (M\_icode) from the previous pipeline stage.
- \* Condition (M\_Cnd), destination registers (M\_dstE, M\_dstM), and values (M\_valA, M\_valE) from the execute stage.

#### - Outputs:

- \* Status signals (m\_status) and instruction code (m\_icode) for the next pipeline stage.
- \* Values (m\_valE, m\_valM) and destination registers (m\_dstE, m\_dstM) for the next pipeline stage.

- Determines the memory address (mem\_addr) based on the instruction code (M\_icode) and associated values (M\_valA, M\_valE).
- Reads or writes data to the memory (datamemory) based on the instruction code (M\_icode) and associated values (M\_valA, M\_valE).
  - Updates the memory values if a write operation is performed.
- — Checks for memory access errors, if we the address accessed is larger than datamemory.
  - Sets an error flag (dmem\_error) if an error occurs.
- Sets the status signals (m\_status) based on the memory access and error conditions. as well as other values requried for next stage.

### 5) PipelinecontrllogicStage

### Pipeline Contrl Logic Code

```
module Pipelinecontrllogic(input [3:0]
     E_icode,input [3:0] D_icode,input [3:0]
     M_icode,input [3:0] E_dstM,input [3:0]
     d_srcA,input [3:0] d_srcB,input e_Cnd,
 output reg F_stall, output reg D_stall, output reg
     D_bubble,output reg E_bubble);
     always @(*) begin
     if ((((E_icode==4'b0101)
  ||(E_icode==4'b1011))&&((E_dstM==d_srcA)
  ||(E_dstM==d_srcB)))||((D_icode==4'b1001)
  F_stall=1;
     end
     else begin
10
      F_stall=0;
11
     end
12
13
     if (((E_icode==4'b0101)
14
  ||(E_icode==4'b1011))&&((E_dstM==d_srcA)
  ||(E_dstM==d_srcB)))begin
16
        D_stall=1;
17
18
     else begin
19
        D_stall=0;
     end
21
22
     if (((E_icode == 4'b0111)&&(!e_Cnd))
24 | | | (((D_icode == 4'b1001) | | (E_icode == 4'b1001)
25 | | (M_icode == 4 'b1001)) &&
     !(((E_icode==4'b0101)
```

```
||(E_icode==4'b1011))&&((E_dstM==d_srcA)
  ||(E_dstM==d_srcB))))) begin
29
         D_bubble=1;
     end
30
     else begin
31
         D_bubble=0;
33
34
  if(((E_icode==4'b0111)&&(!e_Cnd))
  ||((E_icode==4'b0101)
  ||(E_icode==4'b1011))&&((E_dstM==d_srcA)
37
  ||(E_dstM==d_srcB))) begin
38
         E_bubble=1;
39
40
     end
41
     else begin
42
         E_bubble=0;
43
44
     end
     end
45
  endmodule
```

Listing 11: Pipeline Control Logic

#### • Inputs:

- E\_icode: 4-bit input representing the instruction code in the Execute stage
- D\_icode: 4-bit input representing the instruction code in the Decode stage
- M\_icode: 4-bit input representing the instruction code in the Memory stage
- E\_dstM: 4-bit input representing the destination in the Execute stage
- d\_srcA: 4-bit input representing the source A in the Decode stage
- d\_srcB: 4-bit input representing the source B in the Decode stage
- e\_Cnd: Input representing the condition in the Execute stage


#### • Outputs:

- F\_stall: Output indicating whether to stall fetching an instruction
- ${\tt D\_stall:}$  Output indicating whether to stall decoding an instruction
- D\_bubble: Output indicating whether to insert a bubble in the Decode stage
- E\_bubble: Output indicating whether to insert a bubble in the Execute stage


• It determines F\_stall,D\_stall,D\_bubble and E\_bubble which determines whether or not to stall or bubble different stages to correct pipeline hazards.

45


# Sequential procesor SEQ hardware structure



# ${\bf SEQ+\ hardware\ structure}$



### Pipelined Processor hardware structure



### **Processor Features**

- 1) Latency/Clock-frequency =  $\frac{1}{\text{clock-period}} = \frac{1}{10ns} = 0.1 \text{ GHz}$
- 2) Data-Memory Size = 4096bytes = 4KB
- 3) Instruction-Memory Size =4096bytes= 4KB

**NOTE:**-We have different memory for instructions and data, i.e, we have a Harvard Architecture memory.

### Testing of Pipelined Processor

Different testcases have been written which covers most of the pipeline hazards. The gtk plots of sequential and pipelined version are shown and the plot of pipelined version is described briefly.

#### • 1) Test Case 1:

Listing 12: Demo1

```
irmovq $10,%rax
irmovq $11,%rcx
addq %rax,%rcx
```

Signals	Waves							
Time	10	sec 20	sec 30	sec 40	sec 50	sec 60 :	sec 70 :	sec 80 sec
pc[63:0]	0		10		20		22	
opcode[7:0]	жж	30				60		00
rArB[7:0]	xx	F0		F1		01		xx
valA[63:0]	XXX	0				10		
valB[63:0]	XXX	o		10		11		10
valC[63:0]	XXX	10		11 •				
valE[63:0]	XXX	10		11		21		
cc[2:0]	000							

Figure 5: Sequential Output




Figure 6: Pipelined Output

Here, when addq is being executed, in its decode stage, we need values from rax and rcx. These are being written into using irmovq. During decode stage of addq, the irmovq writing into rax is in execute stage and irmovq writing into rcx is in memory stage. These are forwarded

into the decode stage. We can see that the forwarded values are correct and we get an output of 10 + 11 = 21 in  $M_valE$ . Finally, when the halt reaches write stage, the processor stops.

- Register rdx
   Generated by ALU during previous cycle
   Forward from memory as valA
- Register rax
   Value just generated by ALU
   Forward from execute as valB

#### 2 3 5 7 8 4 # Demo1.txt 0x000: irmovq \$10,%rdx D Ε W M 0x00a: irmovq \$3,%rax F W D Μ F 0x014: addq %rdx,%rax D Ε Μ W 0x016: halt F W D Ε M Cycle 4 M M\_dstE = %rdx $M_valE = 10$ Ε E\_dstE = %rax $e_valE \leftarrow 0 + 3 = 3$ D srcA = %rdx valA ← M valE = 10 srcB = %rax valB ← e valE = 3

#### • 2.Test Case 2:-

Listing 13: Demo2

```
irmovq $1 %rax
irmovq $2 %rax
irmovq $3 %rax
rmmovq %rax %rdx
halt
```




Figure 7: Sequential Output





Figure 8: Pipelined Output

Multiple registers are writing into rax. In that case, we have to give priority to the earlier stage. So, the priority order is execute, then memory and then write back.

- If there are multiple forwarding choices
  - \* Which one should have priority
  - \* Use matching value from earliest pipeline stage



#### • 3.Test case 3:-

#### Listing 14: Demo3

```
irmovq $128,%rdx
irmovq $3,%rcx
rmmovq %rcx,0(%rdx)
irmovq $10,%rbx
mrmovq 0(%rdx) %rax
addq %rbx,%rax
halt
```




Figure 9: Sequential Output






Figure 10: Pipelined Output

Here, rbx value is needed for addq in decode. But is written back after reading from memory after two cycle and is read from memory after one cycle. So, this will cause an error if we read it in decode then itself. This is called Load/Use Hazard.



To correct this, we can stall decode and fetch and inject bubble into execute. After that, value can be forward of rax directly from memory stage.

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal



#### • 4.Test case 4:-

Listing 15: Demo4

```
xorq %rax,%rax
jne target
irmovq $1,%rax
halt

target
irmovq $2,%rdx
irmovq $3,%rbx
halt
```



Figure 11: Sequential Output





Figure 12: Pipelined Output

In sequential, instructions are executed in sequence. We will know if we should take a jump or not. But in pipelining, we won't know

if jump should be taken or not until we reach execute stage. So, we always take a jump. Later, if the jump is found to be mispredicted in the execute stage, in the next cycle, we update PC by MvalA of jump instruction, which is updated to valP of jump in decode stage. Also, we inject bubbles into decode and execute stage to flush out instruction fetched during the mispredicted jump.

	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal



• 5.Test case 5:-

Listing 16: Demo5

```
call dest
halt

dest
return
```



Figure 13: Sequential Output





Figure 14: Pipelined Output

During call, we move to a different PC address. At that time, the valP of call is pushed into a location pointed by stack. During return, we have to read this value from memory. So, we will get the value during write back stage of return only. So, to prevent any permenant stages to processor which might happen if cc is set in execute stage of iinstruction following return. So, bubble is injected in decode and fetch is stalled.

Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal



 $\bullet$  6.Test case 6:-

Listing 17: Demo6

```
call dest1

.dest1

xorq %rax %rax

jump dest2

nop

nop

nop

return

.dest2

return
```





Figure 15: Sequential Output



Figure 16: Pipelined Output

This is a test case, which has mispredicted jump, followed by return at the jump destination. When this mispredicted jump is in execute and return at destination location of jump is in decode, in next cycle return calls for stall in fetch and bubble in decode, whereas due to mispredicted jump, it calls for normal opeartion in fetch and bubble in decode and execute. So, combining both, fetch is stalled and decode and execute is bubbled.



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

#### • 7.Test case 7:-

Listing 18: Demo7

```
irmovq $8,%rdx
irmovq $70 %rax
rmmovq %rdx 0(%rax)
rmmovq %rax 0(%rdx)
nop
nop
nop
mrmovq %rsp 0(%rax)
ret
10
11 .71
halt
```




Figure 17: Sequential Output





Figure 18: Pipelined Output

In this test case, we are loading value into stack-pointer rsp from memory using mrmovq. This is followed by return. When ret is in decode cycle and mrmovq in execute, in next cycle, ret will try to bubble decode and stall fetch, whereas mrmovq due to data dependencies or load/use hazard will try to stall fetch and decode and bubble execute. So, there will be attempt to stall and bubble decode which will lead to pipeline error,



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

This is corrected by giving priority to load/use and return will be held in decode stage for next cycle. Then, mrmovq will reach memory stage and then we can do decoding of ret instruction. Then, return will continue as usual.

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

### Implementation of Forwarding

- Forwarding, also known as data forwarding or bypassing, is a technique used in pipelined processor designs to improve performance by reducing or eliminating data hazards. Data hazards occur when an instruction depends on the result of a previous instruction that has not yet produced its result, leading to stalls in the pipeline.
- Forwarding allows the processor to detect these hazards and forward the necessary data directly from one stage of the pipeline to another, bypassing intermediate stages, to avoid stalls and maintain correct operation.

```
int d_valA =
   Use incremented PC
  D_icode in { ICALL, IJXX } : D_valP;
   Forward valE from execute
   d_srcA == e_dstE : e_valE;
   Forward valM from memory
   d_srcA == M_dstM : m_valM;
   Forward valE from memory
   d_srcA == M_dstE : M_valE;
   Forward valM from write back
   d_srcA == W_dstM : W_valM;
   Forward valE from write back
   d_srcA == W_dstE : W_valE;
   Use value read from register file
   1 : d_rvalA;
];
```

```
int d_valB =
[

Forward valE from execute
  d_srcB == e_dstE : e_valE;

Forward valM from memory
  d_srcB == M_dstM : m_valM;

Forward valE from memory
  d_srcB == M_dstE : M_valE;

Forward valM from write back
  d_srcB == W_dstM : W_valM;

Forward valE from write back
  d_srcB == W_dstE : W_valE;

Use value read from register file
  1 : d_rvalB;
];
```

### **Special Control Cases**

So, based on different pipeline hazards and control combinations discussed in the testcases, we can define the control cases of bubble and stall in the different stages.

### Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted	E_icode = IJXX & !e_Cnd
Branch	

# Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

### **Control Combination**

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

## Pipeline control

```
bool F_stall =
Conditions for a load/use hazard
E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Stalling at fetch while ret passes through pipeline
IRET in { D_icode, E_icode, M_icode };
bool D_stall =
Conditions for a load/use hazard
E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB };
bool D_bubble =
Mispredicted branch
(E_icode == IJXX && !e_Cnd)
| |
Stalling at fetch while ret passes through pipeline
IRET in { D_icode, E_icode, M_icode }
but not condition for a load/use hazard
&& !(E_icode in { IMRMOVQ, IPOPQ }
&& E_dstM in { d_srcA, d_srcB });
bool E_bubble =
Mispredicted branch
(E_icode == IJXX && !e_Cnd)
Load/use hazard
E_icode in { IMRMOVQ, IPOPQ } and E_dstM in { d_srcA, d_srcB }
```

# Challenges faced

We faced some problems while transitioning from sequential to pipelined version. We had to make several changed ins sequential apart from moving PC stage, relabelling and adding pipelined registers. Also, managing lot of inputs and outputs caused problems as the name mostly had a case difference only.

Note:- Only testcases showing pipeline hazards have been shown in testing. Other testcases have been tried and tested. One particular testcase is one which finds sum of elements in an array which we will be showing during evals