

unt What are the classifications of sequential circuits? my Sequential circuits are of two types! Asynchronous Bequential circuits: It is also known as clocked circuit. It works in the absence of clock signal. In asynchronous circuits the state of the device can change at any time en response to changing inputs. & Synchronous sequentral circuits: - It is also known as a. . It works on toggered in the presence of sclock signal. In synchronous sequential circuits, the state of the device changes only at discrete times in response to a clock signal. un-2- What is the operation of D thip-flop? Any The D flip-flop is the most important flip flop from other clocked types. It ensures that at the same time, both the inputs, i.e. & f.R., are neuer equal to 1. It has a single input "D" used in place of the "Set" input and for compulsory " Reset" input the inverter is used. Aver \$ = D & and R = ND (complement of D)

GOOD WRITE

6	- Land Ed	PAGE
Chu3	what is flip-	flop
Ans	A 2000 01 0	
	single bit of do	device which stores a
	until disected by	la. It maintains a state input to change the state.
	seavel, can be	made to change state by
Wallest.	and will have	one or more control inputs
Q1124-	D.De	one or two outpurs.
	Define Race aroon	d Condition:
Ang	When the Scand	R inputs of an Sir flipflop then the input is changed to then the output becomes
	is at legical t and	then the mount of an Six flipfler
Carl Section	and other condition,	then the output becomes
	condition.	is is called the sace amound
Aus	A race around co	endition às the condition
191,419		A Lange o
4	the sequence or	the e
40.00	events. It becomes a	tening of other controllable bug when one or more of
	the possible behaviours.	18 o undervisable.
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Flip-Flop	Latch
1. 1	Flip- Flop Utilizer an	lately Pollows 1 0 1
00	lge triggereng approach.	Lateh follows a level triggering
	anteneral Control hap	40-28 129
2. 7	The clock signal Ps.	The clock signal is absent.
	pasent	

GOOD WRITE

		<u> </u>
3.	& D 18 sensitive to	3. Latelies are sensittue to the
	the applied input and	applied input singl only
10	the clock signal	colien enabled.
Shala	The state of the s	mind have makened
u .	It has slow operating	4. A has fast operating speed
	speed.	4. De has fast genaling speed
11	de brossid vi gall and	THE SAME SHALL SHA
5.	FIP Plop. performs	5. Latches perform asynchronous
	synchronous operations	
	i'e it works on clock	Enow work based on the
	The signals.	Hrue signal.
	O	
6.	Ot requires more	It regions companatively
	powli	low powers.
SEATT.	o game to the the	
16 8	Marine be ship	
Q-6	Define Propagation	Delay.
^		1) 10 10 10 10 10 10 10
Aus	Propagation delay is	the time direction taken o reach its dutination, it
11111111	for a signal 4	Louis et taken for a
02 8	as cause a bayel	time et takes for a through a medium.
	Sigrac 10 Tance	
0 100	Propogation dela	g = d
		3
C 71.23	reduced to some with a	A DE - WANDER WAR I LEAD
t street		ance
R K	s= wave	propogation speed.
tidos.	135-3 lottoit with	un sertion - antiqued (3
Stres		communication,
4134	8 350 A 8	= C i.e the speed of light
No.	reamon dividel	2 10 Magnorano
	GOOD WRITE	The acos

Que 71 what is master slave prop A type of clocked flip flop conspsting of master and slave elements that are clocked Aus on complementary transitions of the clock signal. Mere the master flip-flop is triggened by the enternal clock pulse train while the slave is activated at its inversion. i.e. if the moster is positive edge-toiggered, then the slave is negative edge biggeredt vice-verra. Que: Explain the shift ougisters: Als Shift register is a group of flip-flops used to store multiple bits of data. The bits stored in such vegistere can be made to move within the suggestions and in/out of the suggestions by They share a significant clock signal, which causes the data stored in the system to slift from one location to the next. en 91- what are the applications of App- Flops? Data Transfer: - It is the process of transferveing the data from one segister to another register. 2) Counters: Counters ave the digital circuits which are used to count the number of events.


There are nothing but a series of flip floparea aged in a definite manner. the master of atb) +

2. Event - Detectox: Event destectore are the circuits particular emant. Elip-flops are well-known to suitable condition at their inputs, which means U. D-flip flop can be used to create delay-lines
systems.

Augital signal processing The variation in the artest voltage can be avoided and debouncer. The digital circuit to act as a Outo What is state diagram? A stale diagram is used to represent the condian of the system or part of the system at finite instances of time. It's behavioral diagram and it supresents the behaviour using finite Aug GOOD WRITE

1	White the tauth table of clocked T-Flip Flop
-)	T gn Qn+1
	0 0 O Unchanged I hold
	0 1 Unchanged thold
	Toggle
	Toggle
(B)	now many types of Registers are there?
1	
->0	serial-In I serial-out
- 6	serial - 0 In Parallel - out
(3)	Parallel-in sevial-out
(4)	Parallel - in Parallel - out
(8)	Technology () () () () () () () () () (
6	Define different types of latches 9
(13)	active or fla
	A latch is a special type of logical concust
	The latches have low and migh two stable
	States. Due to these states, latches also
	hefer to as bictable multivibrators - A
	latch is a storage device that holds the
	data using the feedback lane. The latch
	stores 1 - bit until the device set to I
	groves 1- pri addit is
(1)	wester the delicerent bluz empeloronous and
(3)	White the differences blw synchronous and
	assynchaonous counters 9.
	The second secon
	494000 00 00 00 00 00 00 00 00 00 00 00 00

		As ynchro no us
_		43 4
	Synchronous	in asynchronous, do to
	24 0	thip thops are
0	in synchronous, all	thip flots with
	ILO MOUS	diff clock not
1	Ingaelea w	simultaneous.
1000	-1000	
	simultaneous	10 in asynchronous
	all all	(ounter, there of
(2)	In synchronor delay is	high propagation dely
	In synchronous Propagation delay is	
	less	(3) Asynchronous coup
	manter	slower trees
(3)	is faster than asynchronous	conchiono to covering
	is faster than contation	operation
	counter in operation	an asynchronous county
		is also called seve
(q)	Synchronous countre	counter
	re also carred	Countre
Like	countos.	Lamates Chium
11/47	A CONTRACTOR OF THE PARTY OF TH	(5) A Synchronous counts
(8)	Synchronous counter	will o perate only
4)	11 po prate in way	uxed count segion
700	desired count sequence	CODIDOMN
	A STATE OF THE PARTY OF THE PAR	1 13 18 1 1 13 18 1 1 1
(E)	Synthionous wurter	CNO.
(0)	derranino	
	Description of the Lines.	MARKET THE CLERKE
05	- P-na munter	(8) Ext- Repple UP
6	Ex: Ring wunter	counter, Ripple
	Johnson counter.	DOWN counter
		NOWN COURT



THE R	
(1)	INRITE difference between combinational 8
	sequentral cruits 9
- 1	Telestration made it is useful to be a part of the
*	combinational circuit:
1-11-4	parties on an abs golf oger standarder
-)	in this output depends only upon present
	input.
-7	speed is fast
2	The control carry
7	This is time independent
-)	It is easy to we and handle Reset
-)	mere is no feedback occurrent input
-	and output
-)	Elementary building blocks: cogoc gara
-	There corclist do not have any memory (20)
	element.
GAF	Envoicer, decoder etc
\k	the same topical primary by the same
*	Requential colour +:-
-)	In this output depend upon present as
1	well as past input.
-	speed is low.
-)	It is not easy to use and hande
2)	inis is time interen. dependent
->	It is designed tough.
2	mele exists a teologia !
	N CLEPUT
->	Element building has
-)	these circuit at not have memory
	element have memory
GX:	Pup-fup, counters.
	1 0 1 man

