


Figure 3-3: Read and Write Transfers with Waitrequest



-- read transfer.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity led_controller_v1_0_S00_AXI is
    generic (
        -- Users to add parameters here
        -- User parameters ends
        -- Do not modify the parameters beyond this line
                                                    Cox addressed

2+ * regs 32 bit
        -- Width of S AXI data bus
        C_S_AXI DATA WIDTH : integer
        -- Width of S_AXI address bus
        C_S_AXI_ADDR_WIDTH : integer
    );
    port (
        -- Users to add ports here
        LEDs out : out std_logic_vector(7 downto 0);
        -- User ports ends
                                                                                        AWADOR + AWVAID -
        -- Do not modify the ports beyond this line
                                                                                       AMERAD / WESTA + WVALIO -
        -- Global Clock Signal
                                                                                        WILEADY ....
        S AXI ACLK : in std logic;
                                                                                        E115-4
        -- Global Reset Signal. This Signal is Active LOW
                       : in std_logic;
                                                                                        EVALIDA
        S AXI ARESETN
        -- Write address (issued by master, acceped by Slave)
     S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
          Write channel Protection type. This signal indicates the
            -- privilege and security level of the transaction, and whether
                                                                                        MEZE ( FROM SLAVE BY MISTER)
            -- the transaction is a data access or an instruction access.
        S AXI AWPROT
                        : in std_logic_vector(2 downto 0);
                                                                                        ARADOR
        -- Write address valid. This signal indicates that the master signaling
                                                                                        ALLIAD)
            -- valid write address and control information.
        S_AXI_AWVALID : in std logic;
                                                                                        RDATA
        -- Write address ready. This signal indicates that the slave is ready
                                                                                        RRESP
            -- to accept an address and associated control signals.
       S_AXI_AWREADY : out | std_logic;
                                                                                        RVALID
       -- Write data (issued by master, acceped by Slave)
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
        -- Write strobes. This signal indicates which byte lanes hold
            -- valid data. There is one write strobe bit for each eight
            -- bits of the write data bus.
       S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
        -- Write valid. This signal indicates that valid write
            -- data and strobes are available.
       S_AXI_WVALID : in std_logic;
       -- Write ready. This signal indicates that the slave
            -- can accept the write data.
       S AXI WREADY
                        : out std logic;
        -- Write response. This signal indicates the status
           -- of the write transaction.
       S_AXI_BRESP : out std_logic_vector(1 downto 0);
       -- Write response valid. This signal indicates that the channel
            -- is signaling a valid write response.

I_BVALID : out std_logic;
       S AXI BVALID
       -- Response ready. This signal indicates that the master
            -- can accept a write response.
       S AXI BREADY
                        : in std_logic;
       -- Read address (issued by master, acceped by Slave)
       S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
       -- Protection type. This signal indicates the privilege
-- and security level of the transaction, and whether the
           -- transaction is a data access or an instruction access.
I_ARPROT : in std_logic_vector(2 downto 0);
       S AXI ARPROT
       -- Read address valid. This signal indicates that the channel
           -- is signaling valid read address and control information.
       S_AXI ARVALID
                       : in std_logic;
       -- Read address ready. This signal indicates that the slave is
           -- ready to accept an address and associated control signals.
       S AXI ARREADY : out std_logic;
       -- Read data (issued by slave)
       S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
       -- Read response. This signal indicates the status of the
```

```
S AXI RRESP : out std_logic_vector(1 downto 0);
             Read valid. This signal indicates that the channel is
               -- signaling the required read data.
          S AXI_RVALID
                           : out std_logic;
          -- Read ready. This signal indicates that the master can
               -- accept the read data and response information.
                             : in std logic
end led_controller_v1_0 S00_AXI;
architecture arch_imp of led_controller_v1_0_S00_AXI is
     -- AXI4LITE signals
                             : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
    ≶signal axi awaddr
     signal axi_awready : std_logic; 
     signal axi_wready : std_logic;
   signal axi_bresp : std_logic_vector(1 downto 0); √
signal axi_bvalid : std_logic; √
signal axi_araddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
     signal axi_arready : std_logic;
     signal axi rdata : std logic vector(C S AXI DATA WIDTH-1 downto 0);√
                           : std logic vector(1 downto 0); ✓
     signal axi rresp
     signal axi rvalid : std logic;
     -- Example-specific design signals
     -- local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
     -- ADDR LSB is used for addressing 32/64 bit registers/memories
     -- ADDR_LSB = 2 for 32 bits (n downto 2)
-- ADDR_LSB = 3 for 64 bits (n downto 3)
     constant ADDR_LSB : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;
                                                                              - HTOIN, NOOR, IXA, C-) PE ON
     constant OPT_MEM_ADDR_BITS : integer := 1;
     ...........
                                                                                                                ADDR LSB
     ---- Signals for user logic register space example
     ---- Number of Slave Registers 4
     signal slv_reg0 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0); => 3 & who 0 => 16 but selector signal slv_reg1 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0); signal slv_reg2 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
     signal slv_reg1 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg2 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
     signal slv_reg3 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
     signal slv_reg_rden : std_logic;
signal slv_reg_wren : std_logic;
     signal reg data out :std_logic_vector(C S AXI DATA WIDTH-1 downto 0);
     signal byte index
                            : integer;
begin
     -- I/O Connections assignments
     S_AXI_AWREADY
S_AXI_WREADY
                        <= axi_awready; <
                       <= axi_wready; 📝
     S AXI BRESP <= axi bresp;
                       <= axi bvalid; W
     S AXI BVALID
                      <= axi_arready;
     S AXI ARREADY
     S AXI RDATA <= axi rdata;
    S_AXI_RRESP <= axi_rresp;</pre>
     S_AXI_RVALID
                       <= axi_rvalid;
     -- Implement axi awready generation
     -- axi_awready is asserted for one S_AXI_ACLK clock cycle when both
     -- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
     -- de-asserted when reset is low.
    process (S_AXI_ACLK)
           axi_awready <= '0';
lse

if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1') then

-- slave is ready to accept write address when
-- there is a valid write address and write data
-- on the write address and data bus
-- expects
     begin
       if rising_edge(S_AXI_ACLK) then
  if S_AXI_ARESETN = '0' then
         else
amered
              -- expects no outstanding transactions.
              axi awready <= '1';
            else
              axi_awready <= '0';</pre>
            end if;
```

```
end if;
       end if;
     end process;
     -- Implement axi awaddr latching
     -- This process is used to latch the address when both
     -- S_AXI_AWVALID and S_AXI_WVALID are valid.
     process (S_AXI_ACLK)
     begin
       if rising_edge(S_AXI_ACLK) then
         if S AXI ARESETN = '0' then
           axi awaddr <= (others => '0');
         else
           if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1') then
             -- Write Address latching
             axi awaddr <= S AXI AWADDR;
           end if;
         end if;
       end if:
     end process;
     -- Implement axi_wready generation
       axi_wready is asserted for one S_AXI_ACLK clock cycle when both
     -- S AXI_AWVALID and S AXI_WVALID are asserted. axi_wready is
     -- de-asserted when reset is low.
    process (S AXI ACLK)
       if rising_edge(S_AXI_ACLK) then
         if S_AXI_ARESETN = '0' then
           axi wready <= '0';
         else
           if (axi_wready = '0' and S_AXI_WVALID = '1' and S_AXI_AWVALID = '1') then
               -- slave is ready to accept write data when
               -- there is a valid write address and write data
               -- on the write address and data bus. This design

    expects no outstanding transactions.

                                                                                             CXI
               axi wready <= '1';
           else
             axi_wready <= '0';
           end if;
        end if;
                                                                          NB: looks line
      end if;
    end process;
    -- Implement memory mapped register select and write logic generation
       The write data is accepted and written to memory mapped registers when
    -- axi awready, S AXI WVALID, axi wready and S AXI WVALID are asserted. Write strobes are used to
    -- select byte enables of slave registers while writing.
    -- These registers are cleared when reset (active low) is applied.
                                                                                               AWVALID
                                                                                               WILLIA
    -- Slave register write enable is asserted when valid address and data are available
                                                                                               KESTIMS
    -- and the slave is ready to accept the write address and write data.
                                                                                               Micogs
    slv_reg_wren <= axi_wready and S_AXI_WVALID and axi_awready and S_AXI_AWVALID ;
                                                                                              PSIV_regues
                                                                     - stanno su x un solo colpo di clu
    process (S AXI ACLK)
    variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS_downto_0);
                                                                                              AWADOR - TO
    begin
                                                                                            J YSSEWS INS
      if rising_edge(S_AXI_ACLK) then
                                                                                               luc zddr Z
                                                                                      ADDNESSING
        if S AXI ARESETN = '0' then
                                                Fix SIZE of 2ddv
          slv_reg0 <= (others => '0');
                                               Spear
          slv_reg1 <= (others => '0');
          slv_reg2 <= (others => '0');
                                                                                                        here the
          slv reg3 <= (others => '0');
                                                                                                        write to
                                                                                                       the speife
          loc addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
                                                                                                     address happens
          if (slv_reg_wren = '1') then
            case loc addr is
                                                                                                   & Lits negister.
              when b"00" =>
                                                                                                   hear
                for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
                  if ( S_AXI_WSTRB(byte_index) = '1' ) then
                     -- Respective byte enables are asserted as per write strobes
                     -- slave registor 0
                     slv_reg0(byte_index*8+7 downto byte_index*8) <= S_AXI WDATA(byte index*8+7 downto</pre>
byte index*8);
```

begin

```
end if;
                 end loop;
               when b"01" =>
                 for byte_index in 0 to (C S AXI DATA WIDTH/8-1) loop
                   if ( S_AXI_WSTRB(byte index) = '1' ) then
                     -- Respective byte enables are asserted as per write strobes
                     -- slave registor 1
                     slv_reg1(byte_index*8+7 downto byte_index*8) <= S AXI WDATA(byte index*8+7 downto</pre>
byte index*8);
                   end if;
                 end loop;
               when b"10" =>
                 for byte_index in 0 to (C_S_AXI DATA WIDTH/8-1) loop
                   if ( S AXI WSTRB(byte index) = '1' ) then
                     -- Respective byte enables are asserted as per write strobes
                     -- slave registor 2
                     slv_reg2(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto</pre>
byte index*8);
                   end if:
                 end loop:
               when b"11" =>
                 for byte index in 0 to (C S AXI DATA WIDTH/8-1) loop
                   if ( S_AXI_WSTRB(byte index) = '1' ) then
                     -- Respective byte enables are asserted as per write strobes
                     -- slave registor 3
                     slv_reg3(byte_index*8+7 downto byte index*8) <= S AXI WDATA(byte index*8+7 downto
byte index*8);
                  end if;
                end loop;
              when others =>
                slv_reg0 <= slv_reg0;
                slv_reg1 <= slv_reg1;
                slv_reg2 <= slv reg2;
                slv_reg3 <= slv reg3;
            end case:
          end if:
        end if;
      end if;
    end process;
    -- Implement write response logic generation
    -- The write response and response valid signals are asserted by the slave
    -- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
    -- This marks the acceptance of address and indicates the status of
    -- write transaction.
    process (S_AXI_ACLK)
      if rising_edge(S_AXI ACLK) then
        if S_AXI_ARESETN = '0' then
          axi_bvalid <= '0':</pre>
                     <= "00"; --need to work more on the responses
        else
          if (axi_awready = '1' and S_AXI_AWVALID = '1' and axi wready = '1' and S_AXI_WVALID = '1' and
axi bvalid = '0' ) then
            axi_bvalid <= '1';
            axi bresp <= "00";
          elsif (S_AXI_BREADY = '1' and axi bvalid = '1') then
                                                                  --check if bready is asserted while
bvalid is high)
            axi bvalid <= '0';
                                                                -- (there is a possibility that bready is
always asserted high)
          end if;
        end if;
     end if;
                                                                                               END WRITE
   end process;
                                                                                              BEGIN REDO
    -- Implement axi_arready generation
    -- axi_arready is asserted for one S AXI ACLK clock cycle when
    -- S_AXI_ARVALID is asserted. axi_awready is
    -- de-asserted when reset (active low) is asserted.
    -- The read address is also latched when S_AXI_ARVALID is
    -- asserted. axi_araddr is reset to zero on reset assertion.
   process (S AXI ACLK)
```

```
if rising edge(S AXI ACLK) then
     if S AXI ARESETN = '0' then
       axi_arready <= '0';</pre>
       axi araddr <= (others => '1');
       if (axi_arready = '0' and S_AXI_ARVALID = '1') then
         -- indicates that the slave has acceped the valid read address
         axi arready <= '1';
         -- Read Address latching
         axi_araddr <= S_AXI_ARADDR;</pre>
      else
        axi arready <= '0';
      end if;
    end if;
  end if:
end process;
-- Implement axi arvalid generation
-- axi rvalid is asserted for one S AXI ACLK clock cycle when both
-- S AXI ARVALID and axi arready are asserted. The slave registers
-- data are available on the axi rdata bus at this instance. The
-- assertion of axi rvalid marks the validity of read data on the
-- bus and axi_rresp indicates the status of read transaction.axi rvalid
-- is deasserted on reset (active low). axi_rresp and axi_rdata are
-- cleared to zero on reset (active low).
process (S AXI ACLK)
begin
  if rising edge(S AXI ACLK) then
    if S AXI ARESETN = '0' then
      axi_rvalid <= '0'</pre>
      axi rresp <= "00";
    else
      if (axi arready = '1' and S AXI ARVALID = '1' and axi rvalid = '0') then
         -- Valid read data is available at the read data bus
        axi rvalid <= '1';
        axi_rresp <= "00"; -- 'OKAY' response</pre>
      elsif (axi_rvalid = '1' and S AXI RREADY = '1') then
        -- Read data is accepted by the master
        axi rvalid <= '0';
      end if;
    end if;
  end if:
end process;
-- Implement memory mapped register select and read logic generation
-- Slave register read enable is asserted when valid address is available
-- and the slave is ready to accept the read address.
slv reg rden <= axi arready and S AXI ARVALID and (not axi rvalid) ;
process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, axi_araddr, S_AXI_ARESETN, slv_reg_rden)
variable loc addr :std logic vector(OPT MEM ADDR BITS downto 0);
    -- Address decoding for reading registers
    loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB); 3 down to Zaver solver
    case loc addr is
      when b"00" =>
        reg_data_out <= slv_reg0;</pre>
      when b"01" =>
        reg_data_out <= slv_reg1;</pre>
      when b"10" =>
        reg_data_out <= slv_reg2;
      when b"11" =>
        reg_data_out <= slv_reg3;
      when others =>
        reg_data_out <= (others => '0');
    end case;
end process;
-- Output register or memory read data
process( S_AXI_ACLK ) is
begin
 if (rising_edge (S_AXI_ACLK)) then
    if ( S_AXI_ARESETN = '0' ) then
      axi rdata <= (others => '0');
```