
clk
bist_addr
16
SRAM read addr
16
508
expected data
55555555
AAAAAAAA
55555555
AAAAAAAA
read data
x
55555554
x
error_correct
repair[0].addr
x
16
105120
105140
105160
105180
105200
time (ns)