
clk
bist_addr
15
16
op_read
op_write
SRAM read addr
15
16
508
SRAM write addr
15
16
508
expected data
55555555
AAAAAAAA
55555555
AAAAAAAA
read data
x
55555554
x
error_correct
repair count
0
1
repair[0].addr
x
16
105050
105075
105100
105125
105150
105175
105200
105225
time (ns)