



Cache FSM

256 lines

16 { 5 tag bits
8 index bits
3 offsets bits
1 dirty, 1 valid

signals:
enable
comp
write
valid
hit
miss





`LD: RD ← Mem[]`

ST: Mem[] ← RD

