
#### M4 – Parallelism


**Snooping based Cache Coherence Protocol** 


#### Outline

- Parallelism
- Flynn's classification
- Vector Processing
  - Subword Parallelism
- Symmetric Multiprocessors, Distributed Memory Machines
  - Shared Memory Multiprocessing, Message Passing
- Synchronization Primitives
  - Locks, LL-SC
- Cache coherence



# Shared Memory vs. Distributed Memory






Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1				

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X			<u> </u>

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
1				



Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X			

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1,		1,

		Cache contents	Cache contents	
Time	Event	for CPU A	for CPU B	location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X			

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X	0		0

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X	0	1	0

Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X	0	1	0



Time	Event	Cache contents for CPU A	Cache contents for CPU B	Memory contents for location X
0				1
1	CPU A reads X	1		1
2	CPU B reads X	1	1	1
3	CPU A stores 0 into X	0	1-70	0
	CDIIDl. V		D. (	

CPU B reads X

Return which value to CPU B?



- Coherence
  - Which value to return on a read

- Coherence
  - Which value to return on a read
- A memory system is coherent if:

   \* my matting in PI, visible to P2.P3- Ph

- Coherence
  - Which value to return on a read
- A memory system is coherent if:
  - Write Propagation
  - Write Serialization

- Coherence
  - Which value to return on a read
- A memory system is coherent if:
  - Write Propagation
    - A write is visible after a sufficient time lapse
  - Write Serialization

•

- Coherence
  - Which value to return on a read
- A memory system is coherent if:
  - Write Propagation
    - A write is visible after a sufficient time lapse
  - Write Serialization
    - All writes to a location are seen by every processor in the same order

JB: A, C, D

**Directory** based protocols

Snooping protocols

Mil X 1 July X - J.

Bush X

Bush X


Bush X

- Directory based protocols
  - Sharing status maintained in a directory
- Snooping protocols

- Directory based protocols
  - Sharing status maintained in a directory
- Snooping protocols
  - Sharing status is stored in the cache controller
  - Cache controller snoops broadcast medium

Write Invalidate protocols

Write Update protocols



- Write Invalidate protocols
  - Invalidates other processors' copies on a write
- Write Update protocols


\_


- Write Invalidate protocols
  - Invalidates other processors' copies on a write
- Write Update protocols
  - Updates all data copies on a write


Sharing Status


```
- Invalid (I)
```


- Shared (S) (or Clean)
- Modified (M) (or Dirty)


































































Workback,


# SMP - Write Invalidate





























#### **Slides Contents**


Rajeev Balasubramonian, CS6810, University of Utah.


•

## Extra

## Shared Memory vs. Message Passing

- Shared Memory Machine: processors share the same physical address space
  - Implicit Communication, Hardware controlled cache coherence
- Message Passing Machine
  - Explicit communication programmed
  - No cache coherence (simpler hardware)
  - Message passing libraries: MPI





#### Cache Coherence

- Consistency
  - When should a written value be available to read
  - Memory Consistency Models
- Coherence
  - Which value to return on a read
- A memory system is coherent if:
  - Write Propagation
    - A write is visible after a sufficient time lapse
  - Write Serialization
    - All writes to a location are seen by every processor in the same order

# Multiprocessor Cache Coherence

- A read by a processor P to a location X that follows a
  write by P to X, with no writes of X by another
  processor occurring between the write and the read
  by P, always returns the value written by P.
- A read by a processor to location X that follows a
  write by another processor to X returns the written
  value if the read and write are sufficiently
  separated in time and no other writes to X occur
  between the two accesses.
- Writes to the same location are serialized; that is, two writes to the same location by any two processors are seen in the same order by all processors.

## Write Invalidate Coherence Protocol

Processor activity	Bus activity	Contents of CPU B's cache	Contents of memory location X
			0

Writeback / Writethrough Enforcing write serialization

Bus Arbitration

Tag Contention, Duplication

#### SMP Cache Coherence

- MSI Protocol
- MESI Protocol
  - Exclusive state: No invalidate messages on writes.
  - Intel i7 uses MESIF
- MOESI Protocol
  - Owned state: Only valid copy in the system. Main memory copy is stale.
  - Owner supplies data on a miss.

# SMP Example

