M4 – Parallelism

Implementation of Locks Cache Coherence

Outline

- Parallelism
- Flynn's classification
- Vector Processing
 - Subword Parallelism
- Symmetric Multiprocessors, Distributed Memory Machines
 - Shared Memory Multiprocessing, Message Passing
- Synchronization Primitives
 - Locks, LL-SC
- Cache coherence

Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses

Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write


Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register ↔ memory
 Or an atomic pair of instructions

 Must synchronize processes so that they access shared variable one at a time in critical section; called Mutual Exclusion

- Must synchronize processes so that they access shared variable one at a time in critical section; called Mutual Exclusion
- Mutex Lock: a synchronization primitive

- Mutex Lock: a synchronization primitive
- AcquireLock(L)
 - _
 - ___
- ReleaseLock(L)
 - ___
 - ___




- Mutex Lock: a synchronization primitive
- AcquireLock(L)
 - Done before critical section of code
 - Returns when safe for process to enter critical section
- ReleaseLock(L)

_

_

- Mutex Lock: a synchronization primitive
- AcquireLock(L) ← 1(-1)
 - Done before critical section of code
 - Returns when safe for process to enter critical section
- ReleaseLock(L) <
 - Done after critical section
 - Allows another process to acquire lock





```
int L=0;
AcquireLock(L):

while (L==1);


L = 1;
```

Spin lack

/* BUSY WAITING */

```
-> lock variable.
int L=0;
AcquireLock(L):
  while (L==1);
  L = 1:
ReleaseLock(L):
  L = 0:
```

```
/* BUSY WAITING */
```



wait: LW R1, Addr(L)
BNEZ wait
ADDI R1, R1, 1
SW R1, Addr(L)

Process 2 Process 1

wait: LW R1, Addr(L)
BNEZ wait
ADDI R1, R1, 1
SW R1, Addr(L)

Process 1 Process 2

LW R1, Addr(L)
Context Switch

wait: LW R1, Addr(L)
BNEZ wait
ADDI R1, R1, 1
SW R1, Addr(L)

Process 1

Process 2

LW R1, Addr(L)

Context Switch

LW R1, Addr(L)

BNEZ wait

ADDI R1, R1, 1 🗲

Critical Section

Context Switch

wait: LW R1, Addr(L)
BNEZ wait
ADDI R1, R1, 1
SW R1, Addr(L)

Process 1

Process 2

LW R1, Addr(L)

Context Switch

LW R1, Addr(L)

BNEZ wait

ADDI R1, R1, 1

Critical Section

Context Switch

wait: LW R1, Addr(L)

BNEZ wait

ADDI R1, R1, 1

SW R1, Addr(L)

Initally L=0. P1 and P2 are in contention to acquire the lock.

**BNEZ wait

ADDI R1, R1, 1

Critical Section

Process 1

Process 2

LW R1, Addr(L)

Context Switch

LW R1, Addr(L)

BNEZ wait

ADDI R1, R1, 1

Critical Section

Context Switch

wait: LW R1, Addr(L)
BNEZ wait
ADDI R1, R1, 1
SW R1, Addr(L)

Initally L=0. P1 and P2 are in contention to acquire the lock.

BNEZ wait

ADDI R1, R1, 1

Critical Section

Both P1 and P2 are executing in the Critical Section !!!

· Mary Atomic Exchange


Hardware support for lock implementation

Atomic Exchange

- Hardware support for lock implementation
- Atomic exchange: Swap contents between register and memory.


• Test&Set — At lock=1

- - Takes one memory operand and a register operand



Atomic Exchange

- Test&Set
 - Takes one memory operand and a register operand



Atomic Read-Modify-Write (RMW) instruction


Lock Implementation

lock: Test&Set R1, L

BNZ R1, lock

We Critical Section

SW R0, L



Lock Implementation


lock: Test&Set R1, L

BNZ R1, lock

Critical Section


SW R0, L

D before 1935



Lock Implementation

lock: Test&Set R1, L
BNZ R1, lock
Critical Section
SW R0, L




Test&Set Implementation

```
Test&Set R1, L

t = L; # Store a copy of Lock
L = 1; # Set Lock
R1 ← t; # Write original value
of the Lock in R1


Stors: L, Imp
Last: RI
```



Test&Set Implementation

Test&Set R1, L t = L; # Store a copy of Lock L = 1; # Set Lock R1 ← t; # Write original value of the Lock in R1 2 stores (t, L) and 1 load (R1) (atomic – practically 1

instruction)



Test&Set Implementation


Test&Set R1, L

t = L; # Store a copy of Lock


L = 1; # Set Lock

R1 ← t; # Write original value of the Lock in R1

2 stores (t, L) and 1 load (R1) (atomic – practically 1 instruction)



The atomic **read-modify-write** hardware primitive facilitates synchronization implementations (locks, barriers, etc.)




- T&S is an atomic Read-Modify-Write instruction
 - 2 Stores, 1 Load
 - Atomic

- T&S is an atomic Read-Modify-Write instruction
 - 2 Stores, 1 Load
 - Atomic

Consider N processors executing T&S on a

single lock variable




- T&S is an atomic Read-Modify-Write instruction
 - 2 Stores, 1 Load
 - Atomic
- Consider N processors executing T&S on a single lock variable

- T&S is an atomic Read-Modify-Write instruction
 - 2 Stores, 1 Load
 - Atomic
- Consider N processors executing T&S on a single lock variable
 - Redundant, useless work
 - Performance loss

- T&S is an atomic Read-Modify-Write instruction
 - 2 Stores, 1 Load
 - Atomic
- Use LL-SC

LL-SC Example



ti. Pi has lock

P2 -- Pn: spin wait.

t2: Pi relians lock

t2: Pi relians lock


t2 -- Pn g attempt acquire


t2 + 8: P2: wins


P3 -- In -- wasted


P3 -- In -- wasted


LL-SC Example




















• LL records the lock variable address in a table

- LL records the lock variable address in a table
- Snoop on the bus; Record the first Write Invalidate request on the lock variable in the table.

- LL records the lock variable address in a table
- Snoop on the bus; Record the first Write Invalidate request on the lock variable in the table.
- Before the thread updates its cache copy, SC checks the table.

- LL records the lock variable address in a table
- Snoop on the bus; Record the first Write Invalidate request on the lock variable in the table.
- Before the thread updates its cache copy, SC checks the table.
- If flag is set, SC fails (no coherence traffic).
 Fail is indicated by a special value in the register.

- LL records the lock variable address in a table
- Snoop on the bus; Record the first Write Invalidate request on the lock variable in the table.
- Before the thread updates its cache copy, SC checks the table.
- If flag is set, SC fails (no coherence traffic). Fail
 is indicated by a special value in the register.
- If flag is not set, SC succeeds. Lock acquired.

Spin Lock using LL-SC

lockit: LL R2, 0(R1); no coherence traffic

BNEZ R2, lockit; not available, keep spinning

DADDUI R2, R0, #1; put value 1 in R2

SC R2, O(R1); store-conditional succeeds if no one

; updated the lock since the last LL

BEQZ R2, lockit ; confirm that SG succeeded, else keep trying

Spin Lock using LL-SC

Spin lock with lower coherence traffic.

lockit: LL R2, 0(R1); no coherence thank

BNEZ R2, lockit; not available, keep spinning

DADDUI R2, R0, #1; put value 1 in R2

SC R2, O(R1); store-conditional succeeds if no one

; updated the lock since the last LL

BEQZ R2, lockit ; confirm that SC succeeded, else keep trying

Outline

- Parallelism
- Flynn's classification
- Vector Processing
 - Subword Parallelism
- Symmetric Multiprocessors, Distributed Memory Machines
 - Shared Memory Multiprocessing, Message Passing
- Synchronization Primitives
 - Locks, LL-SC
- Cache coherence