VERILOG SIMULATIONS IN EXP-6 AND EXP-7
Gray Code Counter
Synchronous Ring Counter
Sequence Generator

NAME: ABHINAV REDDY ORUGANTI

ENTRY NUMBER:2019EE10455

#### Gray Code Counter

- A Gray code counter counts in such a manner that the difference between any two consecutive states differs only by 1 bit.
- This is the cycle followed by the Gray code counter. X1X2X3X4 represents the Gray code representation and its decimal equivalent is shown in the brackets
- 0000(0) --> 0001(1) --> 0011(3) --> 0010(2) --> 0110(6) --> 0111(7) --> 0101(5) --> 0100(4) --> 1100(12) --> 1101(13) --> 1111(15) --> 1110(14) --> 1010(10) --> 1011(11) --> 1001(9) --> 1000(8)
- We use SR Flip Flops to implement this counter. The number of flip flops required are 4 since there are 4 bits to represent and all 16 states are being used.
- To implement this counter we first draw the state table and assign SR values to each flip flop with the help of Karnaugh Maps to achieve minimized expression for the inputs of flip flops.
- In the next page we have the state table which shows the present state, next state and flip flop inputs, followed by Karnaugh Maps in the next pages and then Verilog code and simulation

PRESENT STATE NEXT STATE FLIP	FLOP INPUTS
-------------------------------	-------------

						=									
Q3	Q2	Q1	Q0	Q3+	Q2+	Q1+	Q0+	<b>S3</b>	R3	<b>S2</b>	R2	<b>S1</b>	R1	S0	R0
0	0	0	0	0	0	0	1	0	Х	0	Х	0	X	1	0
0	0	0	1	0	0	1	1	0	Х	0	Х	1	0	Х	0
0	0	1	1	0	0	1	0	0	Х	0	Х	Х	0	0	1
0	0	1	0	0	1	1	0	0	Х	1	0	X	0	0	х
0	1	1	0	0	1	1	1	0	Х	X	0	X	0	1	0
0	1	1	1	0	1	0	1	0	Х	Х	0	0	1	Х	0
0	1	0	1	0	1	0	0	0	Х	X	0	0	X	0	1
0	1	0	0	1	1	0	0	1	0	X	0	0	X	0	Х
1	1	0	0	1	1	0	1	Х	0	Х	0	0	X	1	0
1	1	0	1	1	1	1	1	Х	0	X	0	1	0	Х	0
1	1	1	1	1	1	1	0	Х	0	X	0	X	0	0	1
1	1	1	0	1	0	1	0	Х	0	0	1	х	0	0	х
1	0	1	0	1	0	1	1	Х	0	0	х	x	0	1	0
1	0	1	1	1	0	0	1	Х	0	0	Χ	0	1	Х	0
1	0	0	1	1	0	0	0	X	0	0	х	0	X	0	1
1	0	0	0	0	0	0	0	0	1	0	Х	0	X	0	X

Q3Q2/Q1Q0	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	X	X	X	X
10	0	X	X	X

Q3Q2/Q1Q0	00	01	11	10
00	0	0	0	1
01	X	X	X	X
11	X	X	X	X
10	0	0	0	0

Q3Q2/Q1Q0	00	01	11	10
00	X	X	X	X
01	0	X	X	X
11	0	0	0	0
10	1	0	0	0

K- Map for R3 R3 = Q2'Q1'Q0'

Q3Q2/Q1Q0	00	01	11	10
00	X	X	X	0
01	0	0	0	0
11	0	0	0	1
10	Х	X	X	X

Q3Q2/Q1Q0	00	01	11	10
00	0	1	x	X
01	0	0	0	X
11	0	1	X	X
10	0	0	0	Х

K-Map for S1  
S1 = 
$$Q3'Q2'Q0 + Q3Q2Q0$$

Q3Q2/Q1Q0	00	01	11	10
00	1	X	0	0
01	0	0	X	1
11	1	х	0	0
10	0	0	X	1

K-Map for S0 S0 = Q3'Q2'Q1' + Q3'Q2Q1 + Q3Q2'Q1+Q3Q2Q1'

Q3Q2/Q1Q0	00	01	11	10
00	Х	0	0	0
01	X	х	1	0
11	X	0	0	0
10	X	X	1	0

K-Map for R1 R1 = Q3'Q2Q0 + Q3Q2'Q0


Q3Q2/Q1Q0	00	01	11	10
00	0	0	1	X
01	Х	1	0	0
11	0	0	0	X
10	Х	1	0	0

K-Map for R0 R0 = Q3'Q2'Q1 + Q3'Q2Q1' + Q3Q2'Q1' + Q3Q2Q1

#### Verilog Code for Gray Code Counter

```
module gray_code_counter_tb;
module gray code counter (
                                                                                             wire [3:0] Q; reg clk;
  input clk,
                                                                                             gray_code_counter M_UUT(.clk(clk), .Q(Q));
  output [3:0] Q
                                                                                             initial #500 $finish;
);
                                                                                             initial begin
                                                                                               $dumpfile("grayCode.vcd"); $dumpvars(0,gray_code_counter_tb);
  wire S3,S2,S1,S0,R3,R2,R1,R0,Qb3,Qb2,Qb1,Qb0;
                                                                                               clk = 0;
  assign S3 = (Q[2] \&\& Qb1 \&\& Qb0);
                                                                                               forever begin
  assign R3 = (Qb2 \&\& Qb1 \&\& Qb0);
                                                                                                 #10 clk = ~clk;
  assign S2 = (Qb3 \&\& Q[1] \&\& Qb0);
                                                                                               end
                                                                                             end
  assign R2 = (Q[3] \&\& Q[1] \&\& Qb0);
                                                                                           Endmodule
  assign S1 = (Qb3 \&\& Qb2 \&\& Q[0]) | | (Q[3] \&\& Q[2] \&\& Q[0]);
  assign R1 = (Qb3 && Q[2] && Q[0]) | | (Q[3] && Qb2 && Q[0]);
                                                                                           module SR FF (
  assign S0 = (Qb3 && Qb2 && Qb1) || (Qb3 && Q[2] && Q[1]) || (Q[3] &&
                                                                                             input [1:0] sr,
Qb2 && Q[1]) || (Q[3] && Q[2] && Qb1);
                                                                                             input clk, output Q,Qb);
  assign R0 = (Qb3 && Qb2 && Q[1]) || (Qb3 && Q[2] && Qb1) || (Q[3] &&
                                                                                             reg Q,Qb;
Qb2 && Qb1) | | (Q[3] && Q[2] && Q[1]);
                                                                                             always @(posedge clk) begin
  SR FF ff3(.clk(clk), .sr({S3,R3}), .Q(Q[3]), .Qb(Qb3));
                                                                                               case (sr)
                                                                                                 2'b00: Q=Q; 2'b01: Q=1'b0; 2'b10: Q=1'b1; 2'b11: Q=1'bz; default: Q=1'b0;
                                                                                                                                                                       endcase
  SR_FF ff2(.clk(clk), .sr({S2,R2}), .Q(Q[2]), .Qb(Qb2));
                                                                                              Qb=~Q;
  SR FF ff1(.clk(clk), .sr({S1,R1}), .Q(Q[1]), .Qb(Qb1));
                                                                                             end
  SR_FF ff0(.clk(clk), .sr({S0,R0}), .Q(Q[0]), .Qb(Qb0));
                                                                                           endmodule
endmodule
```

## Verilog Simulation



## Synchronous Ring Counter using D Flip Flops

- My entry number is 2019EE10455. Hence the ring counter should start from 0101 (last digit of entry number is 5)
- The number of flip flops required are 4 since there are 4 bits to represent.
- The counter covers 15 states irrespective of the state it starts from. The one state which is not being used is 0.
- This counter is a pseudo random sequence generator. It generates random numbers. Its not truly random because the sequence depends on the initial value.
- To design this we first draw the state table from the given table and then we draw Karnaugh Maps to determine the flip flop input equations
- We then write the Verilog code and show its simulation.

PRESENT STATE

#### FLIP FLOP INPUTS

NEXT STATE

Q3	Q2	Q1	Q0	D3	D2	D1	D0	Q3+	Q2+	Q1+	Q0+
0	1	0	1	1	0	1	0	1	0	1	0
1	0	1	0	1	1	0	1	1	1	0	1
1	1	0	1	1	1	1	0	1	1	1	0
1	1	1	0	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1	0	0	1	1
0	0	1	1	0	0	0	1	0	0	0	1
0	0	0	1	1	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0	1	0	0
0	1	0	0	0	0	1	0	0	0	1	0
0	0	1	0	1	0	0	1	1	0	0	1
1	0	0	1	1	1	0	0	1	1	0	0
1	1	0	0	0	1	1	0	0	1	1	0
0	1	1	0	1	0	1	1	1	0	1	1
1	0	1	1	0	1	0	1	0	1	0	1

Q3Q2/Q1Q0	00	01	11	10
00	X	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

Q3Q2/Q1Q0	00	01	11	10
00	X	0	0	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

K-Map for D1 
$$D1 = Q2$$

Q3Q2/Q1Q0	00	01	11	10
00	X	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

K-Map for D2 
$$D2 = Q3$$

Q3Q2/Q1Q0	00	01	11	10
00	х	0	1	1
01	0	0	1	1
11	0	0	1	1
10	0	0	1	1

K-Map for D0 
$$D0 = Q1$$

### Verilog Code for Synchronous Ring Counter

```
module sync ring counter (
                                                           module DFF2 (
  input clk,
                                                             input D,clk,
                                                             output Q, Qb
  output [3:0] Q
);
                                                             initial begin
  wire D3,D2,D1,D0,Qb3,Qb2,Qb1,Qb0;
  assign D3 = (Qb1 \&\& Q[0]) \mid \mid (Q[1] \&\& Qb0);
                                                                Q = 1'b0;
  assign D2 = Q[3];
                                                                Qb = 1'b1;
  assign D1 = Q[2];
                                                             end
  assign D0 = Q[1];
                                                             reg Q, Qb;
                                                             always @(posedge clk) begin
  DFF2 ff3(.clk(clk), .D(D3), .Q(Q[3]), .Qb(Qb3));
                                                                Q=D;
  DFF1 ff2(.clk(clk), .D(D2), .Q(Q[2]), .Qb(Qb2));
                                                                Qb=^Q:
  DFF2 ff1(.clk(clk), .D(D1), .Q(Q[1]), .Qb(Qb1));
                                                             end
  DFF1 ff0(.clk(clk), .D(D0), .Q(Q[0]), .Qb(Qb0));
                                                           endmodule
```


endmodule

## Verilog Code(Continued.....)

```
module DFF1 (
  input D,clk,
 output Q, Qb
  initial begin
    Q = 1'b1;
    Qb = 1'b0;
 end
 reg Q, Qb;
  always @(posedge clk) begin
    Q=D;
    Qb=^Q;
  end
endmodule
```

```
module sync ring counter tb;
  wire [3:0] Q;
  reg clk;
  sync ring counter M UUT(.clk(clk), .Q(Q));
  initial #500 $finish;
  initial begin
    $dumpfile("syncRing.vcd");
    $dumpvars(0,sync ring counter tb);
    clk = 0;
    forever begin
      #10 clk = {^{\sim}clk};
    end
  end
endmodule
```

## Verilog Simulation



#### Sequence Generator


- My entry number is 2019EE10455. X3%8 = 100, X4%8 = 101. Hence the sequence to be generated from the finite state machine made of D Flip Flops is 100101.
- To do this, we first draw the state diagram from the given specifications and then obtain state table. No. of Flip flops required are 3, since there are 6 states in the state diagram.
- Let the 6 states be 000,001,010,011,100,101.
- Then we draw Karnaugh maps to find the inputs of flip flop.
- Then we simulate the FSM using Verilog.

#### State Diagram

The sequence I have to generate is 100101. There are total 6 states .We assign states as follows:

- S0 --> 000
- S1 --> 001
- S2 --> 010
- S3 --> 011
- S4 --> 100
- S5 --> 101

Here SO is the idle state.



PRES	SENTS	TATE	i/p	NEX	T STAT	Œ	FLIP FL	OP IN	PUTS	o/p
Q2	Q1	Q0	X	Q2+	Q1+	Q0+	D2	D1	D0	У
0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	0	1	1
0	0	1	0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0	1	0	0
0	1	0	0	0	1	1	0	1	1	0
0	1	0	1	0	1	1	0	1	1	0
0	1	1	0	1	0	0	1	0	0	1
0	1	1	1	1	0	0	1	0	0	1
1	0	0	0	1	0	1	1	0	1	0
1	0	0	1	1	0	1	1	0	1	0
1	0	1	0	0	0	0	0	0	0	1
1	0	1	1	0	0	0	0	0	0	1

# STATE TABLE

Q3Q2/Q1Q0	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	х	X	Х	X
10	1	1	0	0

Q3Q2/Q1Q0	00	01	11	10
00	0	1	0	0
01	1	1	0	0
11	х	Х	X	X
10	1	1	0	0

K-Map for D1  
D1 = 
$$Q0'(Q1+Q2+x)$$

Q3Q2/Q1Q0	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	X	X	x	x
10	0	0	0	0

K-Map for D1 D2 = Q1Q0'+Q2'Q1'Q0

Q3Q2/Q1Q0	00	01	11	10
00	0	1	0	0
01	0	0	1	1
11	X	X	x	x
10	0	0	1	1

K-Map for y y = Q1Q0+Q2Q0+Q2'Q1'Q0'x

#### Verilog Code for Sequence Generator

```
module FSM (
                                                                           module FSM tb;
                                                                             reg clk, x;
  input x,clk,
  output [3:0] Q,
                                                                             wire y;
  output y
                                                                             initial #500 $finish;
                                                                             FSM M UUT(.clk(clk), .x(x), .y(y));
);
                                                                             initial begin
wire D2,D1,D0,Qb2,Qb1,Qb0,y;
                                                                                $dumpfile("FSM.vcd");
                                                                                $dumpvars(0,FSM tb);
assign D2 = (Q[1] \&\& Q[0]) \mid \mid (Q[2] \&\& Qb0);
assign D1 = (Q[1] \&\& Qb0) \mid \mid (Qb2 \&\& Qb1 \&\& Q[0]);
                                                                               clk = 0;
assign D0 = (Qb0 && (Q[2] || Q[1] || x));
                                                                               forever begin
assign y = (Q[1] \&\& Q[0]) \mid \mid (Q[2] \&\& Q[0]) \mid \mid (Qb2 \&\& Qb1 \&\& Qb0 \&\& x);
                                                                                  #10 clk = ~clk;
                                                                                end
                                                                             end
DFF ff2(.D(D2), .clk(clk), .Q(Q[2]), .Qb(Qb2));
                                                                             initial begin
DFF ff1(.D(D1), .clk(clk), .Q(Q[1]), .Qb(Qb1));
                                                                               x=1;
DFF ff0(.D(D0), .clk(clk), .Q(Q[0]), .Qb(Qb0));
                                                                             end
                                                                           endmodule
endmodule
```

## Verilog Simulation

