



Assignment on logic sizing optimization



$$\bar{Y} = (\bar{C} + \bar{B})(\bar{A}B + A\bar{B})$$

We have to design gates such that delay is minimum. The circuit is used to drive a unit sized inverter.


NAND GATE
CMOS Logic Representation






What we intend is to optimise delay, which is to make the NAND gate delay, which is to make the worst case delay of NAND gate to be the inverter.




NAND for Optimised time delay



XOR Gate




Worst case



$$2R \approx R_{inv}$$

$$R \approx \frac{R_{inv}}{2}$$

$$\Rightarrow Width_2 = 3W \cdot 2 = 6W$$




Worst Case



$$2R \approx R_{inv}$$

$$R = \frac{R_{inv}}{2}$$

$\Rightarrow Width_2 = 2W$ (B' and A' are generated by inverters).





$$I_{eff} = \frac{6 + 6}{3 + 1} = \frac{12}{4} = 3 \quad (A \text{ and } A')$$

$$I_{eff} = \frac{6 + 6}{3 + 1} = \frac{12}{4} = 3 \quad (B \text{ and } B')$$

$$t_{\text{delay}} = \sum t_i$$

In the above XOR gate to generate A' we also need an inverter
inv, xor, nand, inv path



$$F = \frac{C_L}{C_{g1}} = 1$$

$$G = \gamma_1 \gamma_2 \gamma_3 = 1 \cdot \frac{5}{4} \cdot 1 = \frac{5}{4}$$

$$\gamma_1 = 1, \gamma_2 = 2, \gamma_3 = \frac{5}{4}$$

$$H = Fb = 1 \cdot \frac{5}{2}, \quad h = \sqrt[3]{H} = 1.3572$$

$$f_1 = \frac{h}{g_1} = 1.3572, \quad f_2 = \frac{h}{g_2} = \frac{1.3572}{2} = 0.678$$

$$f_3 = \frac{h}{g_3} = 1.0857$$

$$a = f_1/g_2 = 0.678, \quad b = \frac{f_1 f_2}{g_3} = 0.736$$

As a and b are less than 1 which cannot be generated by feedback.

So, sizing should be $a=1, b=1$

Similarly if we choose nand nand inv path


Nand path should also be sized to 1.

$$t_{\text{delay}} \leq t_{p0} \left(p_i + \frac{f_i g_i}{\gamma} \right)$$

$$= t_{p0} \left(1 + \frac{1 \cdot 1}{8} \right) + t_{p0} \left(2 + \frac{2 \cdot 1}{8} \right) + t_{p0} \left(2 + \frac{5 \cdot 1}{8} \right) \quad (\text{This is higher than below path})$$

$$= t_{p0} \left(3 + \frac{12}{8} \right) = 10 p (9.25) = 9.25 \times 10^{-11}$$

Logic Diagram of the circuit



We had written the netlist code and the delay is 7.064078e-11