

Assignment on logic sizing optimization

$$\overline{Y} = (\overline{C} + \overline{B})(\overline{A}B + A\overline{B})$$


We have to design gates such that delay is minimum. The circuit is used to drive a unit sized inverter.





= tpo (3+ 17) = 10 p (9.25)= 9.25x10-1

Logic Diagram of the circuit



We had written the netlist code and the delay is 7.064078e-11