# Lab - 9

# **ECN - 252**

## 19114001 | Abhinav Saini


### Part 1: 4-Bit adder


### Design

```
library IEEE;
use IEEE.std logic 1164.all;
entity NAND Gate is
Port (a,b: in std logic; y: out std logic);
architecture NAND_Gate_Structure of NAND_Gate is
begin
     y \le not (a and b);
end architecture;
library IEEE;
use IEEE.std_logic_1164.all;
entity Full Adder is
Port ( a, b, cin: in std logic; sum, cout : out std logic );
end Full Adder;
architecture Full Adder Structure of Full Adder is
component NAND Gate Port (a,b: in std logic; y: out std logic);
end component;
signal S1, S2, S3, S4, S5, S6, S7: std_logic;
 begin
     NG 1 : NAND Gate Port map(a,b,S1);
     NG 2 : NAND Gate Port map(a,S1,S2);
     NG 3 : NAND Gate Port map(b,S1,S3);
     NG_4 : NAND_Gate Port map(S2,S3,S4);
     NG_5 : NAND_Gate Port map(S4,cin,S5);
     NG 6: NAND Gate Port map(S4,S5,S6);
     NG 7 : NAND Gate Port map(S5,cin,S7);
     NG 8 : NAND Gate Port map(S6,S7,sum);
     NG_9 : NAND_Gate Port map(S1,S5,cout);
end architecture;
library IEEE;
use IEEE.std logic 1164.all;
entity Four Bit Adder is
     port( a, b : in STD_LOGIC_VECTOR(3 downto 0);
                     : out STD LOGIC VECTOR(3 downto 0);
           ans
                     : out STD LOGIC
           cout
                                            );
end Four Bit Adder;
architecture Four_Bit_Adder_strcuctural of Four Bit Adder is
component Full Adder port(a, b, cin: in STD LOGIC; sum, cout:
out STD LOGIC ); end component;
signal c0, c1, c2, c3 : STD LOGIC;
```

```
begin
     c0 <= '0';
     b_adder0: Full_Adder port map (a(0), b(0), c0, ans(0), c1);
     b_adder1: Full_Adder port map (a(1), b(1), c1, ans(1), c2);
     b adder2: Full Adder port map (a(2), b(2), c2, ans(2), c3);
     b adder3: Full Adder port map (a(3), b(3), c3, ans(3), cout);
end architecture;
Testbench
LIBRARY IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Four Bit Adder tb is
end Four Bit Adder tb;
architecture TEST of Four Bit Adder tb is
component Four Bit Adder port( a, b : in STD LOGIC VECTOR(3
downto 0);
                                            ans : out
     STD LOGIC VECTOR(3 downto 0);
                                          cout : out
                                                       STD LOGIC
                                       );
end component;
     signal a, b
                           : STD_LOGIC_VECTOR(3 downto 0);
     signal ans
                     : STD LOGIC VECTOR(3 downto 0);
     signal cout
                           : STD_LOGIC;
     begin
     U1: Four Bit Adder port map (a,b,ans,cout);
           process
           begin
                a <= "0000";
                b <= "0000";
                wait for 10 ns;
                a <= "1111";
                b <= "1111";
                wait for 10 ns;
            a <= "1010";
            b <= "0101";
            wait for 10 ns;
           end process;
END TEST;
```

#### Waveform





# 1-bit Adder with 1ns delay in Nand Gates Design

```
library IEEE;
use IEEE.std logic 1164.all;
entity NAND Gate is
Port (a,b: in std logic; y: out std logic);
end entity;
architecture NAND Gate Structure of NAND Gate is
begin
 y <= not (a and b) after 1 ns;
end architecture;
library IEEE;
use IEEE.std logic 1164.all;
entity Full Adder is
Port (a, b, cin: in std logic; sum, cout : out std logic);
end Full Adder;
architecture Full_Adder_Structure of Full_Adder is
component NAND Gate Port (a,b: in std logic; y: out std logic); end
component;
signal S1, S2, S3, S4, S5, S6, S7: std_logic;
begin
     NG 1 : NAND Gate Port map(a,b,S1);
     NG 2 : NAND Gate Port map(a,S1,S2);
     NG 3 : NAND Gate Port map(b,S1,S3);
     NG 4 : NAND_Gate Port map(S2,S3,S4);
     NG 5 : NAND Gate Port map(S4,cin,S5);
     NG 6: NAND Gate Port map(S4,S5,S6);
     NG 7 : NAND Gate Port map(S5,cin,S7);
     NG 8 : NAND Gate Port map(S6,S7,sum);
     NG_9 : NAND_Gate Port map(S1,S5,cout);
end architecture;
```

#### **Testbench**


```
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Full_Adder_tb is
end Full_Adder_tb;
architecture Testbench of Full_Adder_tb is
component Full_Adder Port (a, b, cin: in std_logic; sum, cout :
out std_logic);
end component;
    signal a, b, cin, ans, cout : STD_LOGIC;
    begin
    U1: Full_Adder port map (a,b, cin, ans,cout);

    process
```

#### begin

```
a <= '0';
b <= '0';
cin <= '0';
wait for 10 ns;
a <= '1';
b <= '0';
cin <= '1';
wait for 10 ns;
end process;
END Testbench;</pre>
```

#### Waveform



# Part 2 : 2-bit Down Counter Design

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Two Bit Down Counter is
    Port ( clk: in std_logic;
           E: in std logic;
           counter: out std_logic_vector(1 downto 0)
     );
end Two Bit Down Counter;
architecture Down Behavioral of Two Bit Down Counter is
signal counter down: std logic vector(1 downto 0) := "11";
begin
process(clk)
begin
if(rising_edge(clk)) then
    if(E='1') then
        counter down <= counter down - "01";</pre>
    end if;
end if;
end process;
 counter <= counter_down;</pre>
end Down Behavioral;
```

#### **Testbench**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity down tb counters is
end down tb counters;
architecture Down_Behavioral_tb of down_tb_counters is
component Two Bit Down Counter
    Port ( clk: in std_logic; E: in std_logic; counter: out
std_logic_vector(1 downto 0));
end component;
signal E,clk: std_logic;
signal counter:std logic vector(1 downto 0);
begin
     dut: Two Bit Down Counter port map (clk => clk, E=>E, counter
=> counter);
   process
     begin
           for i in 0 to 30 loop
              clk <= '0';
              wait for 1 ns;
              clk <= '1';
              wait for 1 ns;
           end loop;
     end process;
   process
     begin
            E <= '0';
        wait for 5 ns;
           E <= '1';
        wait;
     end process;
end Down_Behavioral_tb;
```

#### Waveform

