

## **EE224 Course Project**

22b1219: Abhineet Agarwal

22b3958: Garima Gopalani

22b3966: Mrunali Banapatre

22b0305: Mitul Tandon

# ADD

1. Fetch instruction and IP update. ( $S_1$ )
2. Understand and operand fetch. ( $S_2$ )
3. Add. ( $S_3$ )
4. Update result onto Register ( $S_4$ )

1. Fetch instruction and IP update. ( $S_1$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_2$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Add. ( $S_3$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | ADD 00_00         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_4$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# SUB

1. Fetch instruction and IP update. ( $S_5$ )
2. Understand and operand fetch. ( $S_6$ )
3. Subtract. ( $S_7$ )
4. Update result onto Register ( $S_8$ )

1. Fetch instruction and IP update. ( $S_5$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_6$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Subtract. ( $S_7$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | SUB 00_10         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_8$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# MUL

1. Fetch instruction and IP update. ( $S_9$ )
2. Understand and operand fetch. ( $S_{10}$ )
3. Multiply. ( $S_{11}$ )
4. Update result onto Register ( $S_{12}$ )

1. Fetch instruction and IP update. ( $S_9$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{10}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Multiply. ( $S_{11}$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | MUL 00_11         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_{12}$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# ADI

1. Fetch instruction and IP update. ( $S_{13}$ )
2. Understand and operand fetch. ( $S_{14}$ )
3. Execute.. ( $S_{15}$ )
4. Update result onto Register ( $S_{16}$ )

1. Fetch instruction and IP update. ( $S_{13}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{14}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |

3. Execute. ( $S_{15}$ )

| Fetch   | Controls          |
|---|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A                        | ADD 00_00         |
| IR <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub>                        |                   |

4. Update result onto Register. ( $S_{16}$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# AND

1. Fetch instruction and IP update. ( $S_{17}$ )
2. Understand and operand fetch. ( $S_{18}$ )
3. Execute logical AND. ( $S_{19}$ )
4. Update result onto Register ( $S_{20}$ )

1. Fetch instruction and IP update. ( $S_{17}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{18}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Execute logical AND. ( $S_{19}$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | AND 01_00         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_{20}$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# ORA

1. Fetch instruction and IP update. ( $S_{21}$ )
2. Understand and operand fetch. ( $S_{22}$ )
3. Execute logical OR. ( $S_{23}$ )
4. Update result onto Register ( $S_{24}$ )

1. Fetch instruction and IP update. ( $S_{21}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{22}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Execute. ( $S_{23}$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | ORA 01_01         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_{24}$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |

# IMP

1. Fetch instruction and IP update. ( $S_{25}$ )
2. Understand and operand fetch. ( $S_{26}$ )
3. Execute logical implication. ( $S_{27}$ )
4. Update result onto Register ( $S_{28}$ )

1. Fetch instruction and IP update. ( $S_{25}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{26}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Execute logical implication. ( $S_{27}$ )

| Fetch                              | Controls          |
|------------------------------------|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A | IMP 01_10         |
| T <sub>2</sub> $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub> |                   |

4. Update result onto Register. ( $S_{28}$ )

| Fetch   | Controls |
|---|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W     |
| IR <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub> |          |



# LHI

1. Fetch instruction and IP update. ( $S_{29}$ )
2. Empty State. ( $S_{30}$ )
3. Executing left shift operation. ( $S_{31}$ )
4. Update result onto Register. ( $S_{32}$ )

1. Fetch instruction and IP update. ( $S_{29}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Empty State. ( $S_{30}$ )

| Fetch | Controls |
|-------|----------|
|       |          |
|       |          |

3. Execute. ( $S_{31}$ )

| Fetch   | Controls            |
|---|---------------------|
| IR <sub>0-7</sub> $\rightarrow$ SE[8] $\rightarrow$ ALU-A | LEFT SHIFT (8 bits) |
| ALU-C $\rightarrow$ T <sub>3</sub>                        | T <sub>3</sub> -W   |

4. Update result onto Register. ( $S_{32}$ )

| Fetch  | Controls |
|--|----------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>     | RF-W     |
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>3</sub> |          |



1. Fetch instruction and IP update. ( $S_{33}$ )
2. Empty state. ( $S_{34}$ )
3. Update result onto Register ( $S_{35}$ )

1. Fetch instruction and IP update. ( $S_{33}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Empty state. ( $S_{34}$ )

| Fetch | Controls |
|-------|----------|
|       |          |
|       |          |

3. Update result onto Register. ( $S_{35}$ )

| Fetch   | Controls |
|---|----------|
| IR <sub>0-7</sub> $\rightarrow$ SE[8] $\rightarrow$ RF-D3 | RF-W     |
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>3</sub>        |          |

# LW

1. Fetch instruction and IP update. ( $S_{36}$ )
2. Understand and operand fetch. ( $S_{37}$ )
3. Compute address. ( $S_{38}$ )
4. Read Memory. ( $S_{39}$ )
5. Update Register. ( $S_{40}$ )

## 1. Fetch instruction and IP update. ( $S_{36}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

## 2. Understand and operand fetch. ( $S_{37}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |

## 3. Compute Address [ $R_2 + \text{IMM} * 2$ ] ( $S_{38}$ )

| Fetch   | Controls          |
|---|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A                        | ADD 00_00         |
| IR <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub>                        |                   |

## 4. Read Memory M[ $R_2 + \text{IMM} * 2$ ] ( $S_{39}$ )

| Fetch                                       | Controls          |
|---|-------------------|
| T <sub>3</sub> $\rightarrow$ Memory Address | Mem-Read          |
| Memory Data $\rightarrow$ T <sub>3</sub>    | T <sub>3</sub> -W |

## 5. Update Register (R<sub>1</sub>) ( $S_{40}$ )

|   |      |
|---|------|
| T <sub>3</sub> $\rightarrow$ RF-D <sub>3</sub>    | RF-W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>3</sub> |      |

# SW

1. Fetch instruction and IP update. ( $S_{41}$ )
2. Understand and operand fetch. ( $S_{42}$ )
3. Compute address. ( $S_{43}$ )
4. Write Memory. ( $S_{44}$ )

1. Fetch instruction and IP update. ( $S_{41}$ )

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP $\rightarrow$ Memory Address | Mem-Read  |
| Memory Data $\rightarrow$ IR    | ADD 00_00 |
| IP $\rightarrow$ ALU-A          | IR-W      |
| +2 $\rightarrow$ ALU-B          | IP-W      |
| ALU-C $\rightarrow$ IP          |           |

2. Understand and operand fetch. ( $S_{42}$ )

| Fetch  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>     |                   |

3. Compute Address [ $R_2 + IMM*2$ ] ( $S_{43}$ )

| Fetch   | Controls          |
|---|-------------------|
| T <sub>1</sub> $\rightarrow$ ALU-A                        | ADD 00_00         |
| IR <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU-B | T <sub>3</sub> -W |
| ALU-C $\rightarrow$ T <sub>3</sub>                        |                   |

4. Write Memory. ( $S_{44}$ )

| Fetch                                       | Controls  |
|---|-----------|
| T <sub>3</sub> $\rightarrow$ Memory Address | Mem-Write |
| T <sub>2</sub> $\rightarrow$ Memory Data    |           |

# BEQ

1. Fetch instruction (S<sub>45</sub>)
2. Understand and operand fetch (S<sub>46</sub>)
3. Compute if  $(R_1 - R_2) = 0$  (S<sub>47</sub>)
4. Update Instruction pointer 1 (S<sub>48</sub>)
5. Update Instruction pointer 2 (S<sub>57</sub>)

## 1. Fetch instruction.(S<sub>45</sub>)

| Fetch               | Controls |
|---------------------|----------|
| IP → Memory Address | Mem-Read |
| Memory Data → IR    | IR-W     |

## 2. Understand and operand fetch. (S<sub>46</sub>)

| Fetch                                  | Controls          |
|--|-------------------|
| IR <sub>9-11</sub> → RF-A <sub>1</sub> | T <sub>1</sub> -W |
| IR <sub>6-8</sub> → RF-A <sub>2</sub>  | T <sub>2</sub> -W |
| RF-D <sub>1</sub> → T <sub>1</sub>     |                   |
| RF-D <sub>2</sub> → T <sub>2</sub>     |                   |

## 3. Compute if $(R_1 - R_2) = 0$ (S<sub>47</sub>)

| Fetch                  | Controls  |
|------------------------|-----------|
| T <sub>1</sub> → ALU-A | SUB 00_01 |
| T <sub>2</sub> → ALU-B | Z-W       |
| ALU-Z → Z              |           |

## 4. Update Instruction pointer 1. (S<sub>48</sub>)

| Fetch                           | Controls  |
|---------------------------------|-----------|
| IP → ALU-A                      | ADD 00_00 |
| IR <sub>0-5</sub> → SE6 → ALU-B | T3_W      |
| ALU-C → T3                      |           |

## 5. Update Instruction pointer 2. (S<sub>57</sub>)

|  |              |
|--|--------------|
| IP→ALU-A   | ADD 00_00    |
| <div>+2 → ALU-B</div> <div>ALU-C → T1</div> <div>If (Z==1)<br/>T3 → IP</div> | IP_W<br>T1_W |

|                             |  |
|-----------------------------|--|
| <div>Else<br/>T1 → IP</div> |  |
|-----------------------------|--|

## JAL

1. Fetch instruction. (S<sub>49</sub>)
2. Empty state (S<sub>50</sub>)
3. Update current Instruction pointer onto Register. (S<sub>51</sub>)
4. Compute Instruction pointer. (S<sub>52</sub>)

1. Fetch instruction (S<sub>49</sub>)

| Fetch               | Controls |
|---------------------|----------|
| IP → Memory Address | Mem-Read |
| Memory Data → IR    | IR-W     |

2. Empty state (S<sub>50</sub>)

| Fetch | Controls |
|-------|----------|
|       |          |
|       |          |

3. Update current Instruction pointer onto Register(S<sub>51</sub>)

| Fetch                                  | Controls |
|--|----------|
| IP → RF-D <sub>3</sub>                 | RF-W     |
| IR <sub>9-11</sub> → RF-A <sub>3</sub> |          |

4. Compute Instruction pointer (S<sub>52</sub>)

| Fetch  | Controls  |
|--|-----------|
| IP → ALU-A                                     | ADD 00_00 |
| IR <sub>0-8</sub> → SE[9] → SHIFT LEFT → ALU-B | IP-W      |
| ALU-C → IP                                     |           |

# JLR

1. Fetch instruction. (S<sub>53</sub>)
2. Empty state. (S<sub>54</sub>)
3. Update current Instruction pointer onto Register. (S<sub>55</sub>)
4. Update Instruction pointer. (S<sub>56</sub>)

1. Fetch instruction. (S<sub>53</sub>)

| Fetch               | Controls |
|---------------------|----------|
| IP → Memory Address | Mem-Read |
| Memory Data → IR    | IR-W     |

2. Empty state. (S<sub>54</sub>)

| Fetch | Controls |
|-------|----------|
|       |          |
|       |          |


3. Update current Instruction pointer onto Register(S<sub>55</sub>)

| Fetch                                  | Controls |
|--|----------|
| IP → RF-D <sub>3</sub>                 | RF-W     |
| IR <sub>9-11</sub> → RF-A <sub>3</sub> |          |


4. Update Instruction pointer (S<sub>56</sub>)

| Fetch                                 | Controls |
|---------------------------------------|----------|
| IR <sub>6-8</sub> → RF-A <sub>2</sub> | IP-W     |
| RF-D <sub>2</sub> → IP                |          |

# ADD / SUB / MUL / LOGICAL\_AND / LOGICAL\_OR / LOGICAL\_IMP




# ADD\_IMM / LOAD / STORE / BEQ







LLI




LHI



## JUMP AND LINK




## JUMP AND LINK TO REG




# Grouping of equivalent states

$M_1: S_1, S_5, S_9, S_{13}, S_{17}, S_{21}, S_{25}, S_{29}, S_{33}, S_{36}, S_{41}.$   
 $M_2: S_2, S_6, S_{10}, S_{14}, S_{18}, S_{22}, S_{26}, S_{30}, S_{34}, S_{37}, S_{42}, S_{46}, S_{50}, S_{54}.$   
 $M_3: S_3, S_7, S_{11}, S_{19}, S_{23}, S_{27}.$   
 $M_4: S_4, S_8, S_{12}, S_{16}, S_{20}, S_{24}, S_{28}, S_{32}, S_{40}.$   
 $M_5: S_{15}, S_{38}, S_{42}.$   
 $M_6: S_{45}, S_{49}, S_{53}.$   
 $M_7: S_{31}.$   
 $M_8: S_{35}.$   
 $M_9: S_{39}.$   
 $M_{10}: S_{44}.$   
 $M_{11}: S_{47}.$   
 $M_{12}: S_{48}.$   
 $M_{13}: S_{51}, S_{55}.$   
 $M_{14}: S_{52}.$   
 $M_{15}: S_{56}.$   
 $M_{16}=S_{57}$



## Final Circuit



# MUX mappings

## **ADD:**

**S<sub>1</sub>**

s=0

g=0

k=10

j=0000

IR\_W=1

IP\_W=1

h=101

k=00

i=010

l=00

q=10

**S<sub>2</sub>**

T<sub>1</sub>\_W=1

T<sub>2</sub>\_W=1

IR<sub>9-11</sub>=RF\_A<sub>1</sub>

IR<sub>6-8</sub>=RF\_A<sub>2</sub>

a=111

b=111

e=000

f=001

**S<sub>3</sub>**

p=0

m=0

j=0000

T<sub>3</sub>\_W=1

q=01

**S<sub>4</sub>**

RF\_W=1

d=010

n=00

IR<sub>3-5</sub>=RF\_A<sub>3</sub>

## **SUB:**

**S<sub>5</sub>**

g=0

k=10

j=0000

IR\_W=1

IP\_W=1

h=101

k=00

i=010

l=00  
q=10  
s=0

S<sub>6</sub>  
T<sub>1</sub>\_W=1  
T<sub>2</sub>\_W=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>  
IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111  
e=000  
f=001

S<sub>7</sub>  
p=0  
m=0  
j=0010  
T<sub>3</sub>\_W=1  
q=01

S<sub>8</sub>  
RF\_W=1  
d=010  
n=00  
IR<sub>3-5</sub>=RF\_A<sub>3</sub>

## **MUL**

S<sub>9</sub>  
g=0  
k=10  
j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>10</sub>  
T<sub>1</sub>\_W=1  
T<sub>2</sub>\_W=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>  
IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111  
e=000  
f=001

S<sub>11</sub>

p=0  
m=0  
j=0011  
T<sub>3</sub>\_W=1  
q=01

S<sub>12</sub>  
RF\_W=1  
d=010  
n=00  
IR<sub>3-5</sub>=RF\_A<sub>3</sub>

## **ADI**

S<sub>13</sub>  
g=0  
k=10  
j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>14</sub>  
T<sub>1</sub>\_W=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>

S<sub>15</sub>  
h=110  
IR<sub>0-5</sub>=SE  
i=100  
q=01  
j=0000  
T<sub>3</sub>\_W=1  
r=10

S<sub>16</sub>  
n=00  
d=011  
RF\_W=1  
IR<sub>6-8</sub>=RF\_A<sub>3</sub>  
c=111

## **AND**

S<sub>17</sub>  
g=0  
k=10

j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>18</sub>  
T<sub>1\_W</sub>=1  
T<sub>2\_W</sub>=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>  
IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111  
e=000  
f=001

S<sub>19</sub>  
p=0  
m=0  
j=0100  
T<sub>3\_W</sub>=1  
q=01

S<sub>20</sub>  
RF\_W=1  
d=010  
n=00  
IR<sub>3-5</sub>=RF\_A<sub>3</sub>

## **ORA**

S<sub>21</sub>  
g=0  
k=10  
j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>22</sub>  
T<sub>1\_W</sub>=1  
T<sub>2\_W</sub>=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>



IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111  
e=000  
f=001

S<sub>23</sub>  
p=0  
m=0  
j=0101  
T<sub>3\_W</sub>=1  
q=01

S<sub>24</sub>  
RF\_W=1  
d=010  
n=00  
IR<sub>3-5</sub>=RF\_A<sub>3</sub>

### **IMP**

S<sub>25</sub>  
g=0  
k=10  
j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>26</sub>  
T<sub>1\_W</sub>=1  
T<sub>2\_W</sub>=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>  
IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111

S<sub>27</sub>  
p=0  
m=0  
j=0110  
T<sub>3\_W</sub>=1  
q=01

S<sub>28</sub>  
RF\_W=1  
d=010

n=00

IR<sub>3-5</sub>=RF\_A<sub>3</sub>

## LHI

S<sub>29</sub>

g=0

k=10

j=0000

IR\_W=1

IP\_W=1

h=101

k=00

i=010

l=00

q=10

s=0

S<sub>30</sub>

S<sub>31</sub>

IR<sub>0-7</sub>=SE

h=100

q=01

m=0

T<sub>3</sub>\_W=1

r=01

when j=1111, ALU executes a LEFT\_SHIFT (8 bits) operation

S<sub>32</sub>

n=00

RF\_W=1

d=011

IR<sub>9-11</sub>=RF\_A<sub>3</sub>

c=111

## LLI

S<sub>33</sub>

g=0

k=10

j=0000

IR\_W=1

IP\_W=1

h=101

k=00

i=010

l=00

q=10

s=0

S<sub>34</sub>

S<sub>35</sub>

IR<sub>0-7</sub>=SE

r=11

RF\_W=1

IR<sub>9-11</sub>=RF\_A<sub>3</sub>

c=111

when j=1111, ALU executes a LEFT\_SHIFT (8 bits) operation

## LW

S<sub>36</sub>

g=0

k=10

j=0000

IR\_W=1

IP\_W=1

h=101

k=00

i=010

l=00

q=10

s=0

S<sub>37</sub>

S<sub>14</sub>

T<sub>1</sub>\_W=1

IR<sub>9-11</sub>=RF\_A<sub>1</sub>

S<sub>38</sub>

h=110

T<sub>3</sub>\_W=1

j=0000

IR<sub>0-5</sub>=SE

i=110

r=10

q=01

m=0

S<sub>39</sub>

T<sub>3</sub>\_W=1

n=01

g=0

m=1

S<sub>40</sub>

n=00

RF\_W=1

d=011

IR<sub>9-11</sub>=RF\_A<sub>3</sub>

c=111

## SW

S<sub>41</sub>  
g=0  
k=10  
j=0000  
IR\_W=1  
IP\_W=1  
h=101  
k=00  
i=010  
l=00  
q=10  
s=0

S<sub>42</sub>  
T<sub>1\_W</sub>=1  
T<sub>2\_W</sub>=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>  
IR<sub>6-8</sub>=RF\_A<sub>2</sub>  
a=111  
b=111  
e=000  
f=001

S<sub>43</sub>  
h=110  
j=0000  
T<sub>3\_W</sub>=1  
IR<sub>0-5</sub>=SE  
i=100  
r=10  
q=01  
m=0

S<sub>44</sub>  
g=1  
n=01  
p=1  
s=1

## BEQ

S<sub>45</sub>  
s=0  
g=0  
IR\_W=1

S<sub>46</sub>  
T<sub>1\_W</sub>=1  
T<sub>2\_W</sub>=1  
IR<sub>9-11</sub>=RF\_A<sub>1</sub>

IR<sub>6-8</sub>=RF\_A<sub>2</sub>

a=111

b=111

S<sub>47</sub>

h=110

i=111

p=0

Z\_W=1

j=0001

e=000

f=001

S<sub>48</sub>

h=101

k=00

IR<sub>0-5</sub>=SE

i=100

r=10

q=01

m=0

j=0000

T<sub>3</sub>\_W=1

S<sub>57</sub>

k=00

h=101

i=011

q=00

t=1

IP\_W=1

T<sub>1</sub>\_W=1

j=0000

if(Z==1)

n=10

l=100

else

u=1

l=001

**JLA**

S<sub>49</sub>

s=0

g=0

IR\_W=1

S<sub>50</sub>

S<sub>51</sub>

k=11

d=100

RF\_W=1

$IR_{9-11}=RF\_A_3$   
 $c=111$

$S_{52}$

$k=00$   
 $h=100$   
 $j=0000$   
 $IP\_W=1$   
 $IR_{0-8}=SE$   
 $r=00$   
 $i=101$   
 $q=10$   
 $l=000$

**JLR**

$S_{53}$   
 $s=0$   
 $g=0$   
 $IR\_W=1$   
 $S_{54}$

$S_{55}$   
 $k=11$   
 $d=100$   
 $RF\_W=1$   
 $IR_{9-11}=RF\_A_3$   
 $c=111$

$S_{56}$   
 $IR_{6-8}=RF\_A_2$   
 $b=111$   
 $IP\_W=1$   
 $f=111$