

# **IITB-RISC Pipelined-CPU**

## **Final Project Report**

### **EE309: Microprocessors**

#### **TEAM ID: 6**

**Anshu Arora**  
**(22B1207)**

**Sachi Deshmukh**  
**(22B1213)**

**Abhineet Agarwal**  
**(22B1219)**

**Garima Goplani**  
**(22B3958)**

**Under the guidance of**

**Prof. Virendra Singh**



Department of Electrical Engineering,

Indian Institute of Technology, Bombay

## **Contributions by Individual Team Members**

<b><u>Contribution</u></b>	<b><u>Member</u></b>
Flowchart for instructions	Sachi, Anshu
Designing a pipeline structure	Sachi, Garima, Anshu
Creating datapath	Sachi, Garima, Anshu
Verification of pipeline hardware	Abhineet
Identifying where to add MUXs and de-MUXs	Garima
MUX tables and control signals	Sachi, Garima
Tabulating the control signals for each instruction	Sachi, Garima, Anshu
Ideation of implementing hazard control	Abhineet, Sachi, Garima, Anshu
Circuit for hazard implementation	Abhineet, Anshu
Writing of code	Abhineet
Debugging of code	Abhineet, Garima
Report formation	Sachi, Anshu

# ADA

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T1	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T2	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD

$T_2 \rightarrow \text{ALU2-B}$	$T_3\text{-W}$
$\text{ALU2-C} \rightarrow T_3$	
$\text{ALU2-CARRY} \rightarrow \text{CARRY}$	$\text{CARRY-W}$
$\text{ALU2-Z} \rightarrow Z$	$\text{ZERO-W}$
$\text{IR-EX} \rightarrow \text{IR-MR}$	
$\text{IP-EX} \rightarrow \text{IP-MR}$	

#### 5. Memory read

Fetch

Controls

$T_3 \rightarrow T_{20}$	
$\text{IR-MR} \rightarrow \text{IR-WB}$	
$\text{IP-MR} \rightarrow \text{IP-WB}$	

#### 6. Write Back

Fetch

Controls

$T_{20} \rightarrow \text{RF-D}_3$	$\text{RF-W}$
$\text{IR-WB}_{3-5} \rightarrow \text{RF-A}_3$	

# ADC

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T1	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T2	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD

$T_2 \rightarrow \text{ALU2-B}$	$T_3\text{-W}$
$\text{ALU2-C} \rightarrow T_3$	
$\text{ALU2-CARRY} \rightarrow \text{CARRY}$	$\text{CARRY-W}$
$\text{ALU2-Z} \rightarrow Z$	$\text{ZERO-W}$
$\text{IR-EX} \rightarrow \text{IR-MR}$	
$\text{IP-EX} \rightarrow \text{IP-MR}$	

#### 5. Memory read

Fetch

Controls

$T_3 \rightarrow T_{20}$	
$\text{IR-MR} \rightarrow \text{IR-WB}$	
$\text{IP-MR} \rightarrow \text{IP-WB}$	

#### 6. Write Back

(If carry == 1)

Fetch

Controls

$T_{20} \rightarrow \text{RF-D}_3$	$\text{RF-W}$
$\text{IR-WB}_{3,5} \rightarrow \text{RF-A}_3$	

(If carry == 0)

Then we do not write into any register.

Basically we can make **RF-W** signal 0, and the let the process execute as is.

# ADZ

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T1	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T2	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD
T <sub>2</sub> $\rightarrow$ ALU2-B	T <sub>3</sub> -W

ALU2-C $\rightarrow$ T <sub>3</sub>	
ALU2-CARRY $\rightarrow$ CARRY	CARRY-W
ALU2-Z $\rightarrow$ Z	ZERO-W
IR-EX $\rightarrow$ IR-MR	
IP-EX $\rightarrow$ IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> $\rightarrow$ T20	
IR-MR $\rightarrow$ IR-WB	
IP-MR $\rightarrow$ IP-WB	

#### 6. Write Back

(If zero == 1)

Fetch

Controls

T <sub>20</sub> $\rightarrow$ RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> $\rightarrow$ RF-A <sub>3</sub>	

(If zero == 0)

Then we do not write into any register.

Basically we can make RF-W signal 0, and let the process execute as is.



# AWC

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU3-A	ALU2_CONTROL ADD
CARRY $\rightarrow$ ALU3-B	ALU3_CONTROL ADD
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T2 → ALU2-B	
ALU2-C → T3	
ALU2-CARRY → CARRY	CARRY-W
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> → RF-A <sub>3</sub>	

# ACA

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL ADD
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4→ ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-CARRY → CARRY	CARRY-W
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

IR-MR → IR-WB	
T <sub>3</sub> →T20	
IP-MR → IP-WB	

#### 6. Write Back

Fetch

Controls

T <sub>20</sub> →RF-D <sub>3</sub>	RF-W
IR-MR <sub>3-5</sub> → RF-A <sub>3</sub>	

# ACC

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL ADD
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-CARRY → CARRY	CARRY-W
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

(If carry == 1)

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> → RF-A <sub>3</sub>	

(If carry == 0)

Then we do not write into any register.

Basically we can make RF-W signal 0, and let the process execute as is.

# ACZ

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL ADD
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-CARRY → CARRY	CARRY-W
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

**(If zero == 1)**

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> → RF-A <sub>3</sub>	

**(If zero == 0)**

**Then we do not write into any register.**

**Basically we can make RF-W signal 0, and let the process execute as is.**



# ACW

## 1. Fetch instruction and IP update

Fetch	Controls
IP → Memory Address	Mem-Read
Memory Data → IR	ALU1_CONTROL ADD
IP → ALU1-A	IR-W
+2 → ALU1-B	IP-W
ALU1-C → IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> → RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> → RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' → ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> → ALU3-B	ALU2_CONTROL ADD
ALU3-C → T <sub>4</sub>	ALU4_CONTROL ADD

T4 → ALU4-A	T <sub>3</sub> -W
CARRY → ALU4-B	T4-W
ALU4-C → T5	T5-W
T1 → ALU2-A	
T5 → ALU2-B	
ALU2-C → T3	
ALU2-CARRY → CARRY	CARRY-W
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> → RF-A <sub>3</sub>	

# ADI

## 1. Fetch instruction and IP update.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand and operand fetch

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4.. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL_ADD
IR-EX <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	
ALU2-CARRY $\rightarrow$ CARRY	CARRY-W

ALU2-Z ----> Z	ZERO-W
IR-EX -----> IR-MR	
IP-EX -----> IP-MR	

#### 5. Memory read

Fetch

Controls

$T_3 \rightarrow T_{20}$	
IR-MR -----> IR-WB	
IP-MR -----> IP-WB	

#### 6. Write back

Fetch

Controls

$T_{20} \rightarrow RF-D_3$	RF-W
$IR-WB_{6-8} \rightarrow RF-A_3$	

# NDU

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL NAND
T <sub>2</sub> $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	

ALU2-Z ----> Z	ZERO-W
IR-EX -----> IR-MR	
IP-EX -----> IP-MR	

#### 5. Memory read

Fetch

Controls

$T_3 \rightarrow T_{20}$	
IR-MR -----> IR-WB	
IP-MR -----> IP-WB	

#### 6. Write Back

Fetch

Controls

$T_{20} \rightarrow RF-D_3$	RF-W
$IR-WB_{3-5} \rightarrow RF-A_3$	

# NDC

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL NAND
T <sub>2</sub> $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	
ALU2-Z $\rightarrow$ Z	ZERO-W

IR-EX -----> IR-MR	
IP-EX -----> IP-MR	

#### 5. Memory read

Fetch

Controls

IR-MR -----> IR-WB	
$T_3 \rightarrow T_{20}$	
IP-MR -----> IP-WB	

#### 6. Write Back

(If carry == 1)

Fetch

Controls

$T_{20} \rightarrow RF-D_3$	RF-W
$IR-WB_{3-5} \rightarrow RF-A_3$	

(If carry == 0)

Then we do not write into any register.

Basically we can make RF-W signal 0, and let the process execute as is.



# NDZ

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Execute

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL NAND
T <sub>2</sub> $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	
ALU2-Z $\rightarrow$ Z	ZERO-W

IR-EX -----> IR-MR	
IP-EX -----> IP-MR	

#### 5. Memory read

Fetch

Controls

$T_3 \rightarrow T_{20}$	
IR-MR -----> IR-WB	
IP-MR -----> IP-WB	

#### 6. Write Back

**(If zero == 1)**

Fetch

Controls

$T_{20} \rightarrow RF-D_3$	RF-W
$IR-WB_{3-5} \rightarrow RF-A_3$	

**(If zero == 0)**

**Then we do not write into any register.**

**Basically we can make RF-W signal 0, and let the process execute as is.**

# NCU

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL NAND
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3-5</sub> → RF-A <sub>3</sub>	

# NCC

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL NAND
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch

Controls

T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

(If carry == 1)

Fetch

Controls

T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3,5</sub> → RF-A <sub>3</sub>	

(If carry == 0)

Then we do not write into any register.

Basically we can make RF-W signal 0, and the let the process execute as is.

# NCZ

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Execute

Fetch	Controls
'1111111111111111' $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	ALU2_CONTROL ADD
ALU3-C $\rightarrow$ T <sub>4</sub>	T <sub>3</sub> -W

T4 → ALU2-A	T <sub>4</sub> -W
T1 → ALU2-B	
ALU2-C → T3	
ALU2-Z → Z	ZERO-W
IR-EX → IR-MR	
IP-EX → IP-MR	

#### 5. Memory read

Fetch	Controls
T <sub>3</sub> → T20	
IR-MR → IR-WB	
IP-MR → IP-WB	

#### 6. Write Back

**(If zero == 1)**

Fetch	Controls
T <sub>20</sub> → RF-D <sub>3</sub>	RF-W
IR-WB <sub>3,5</sub> → RF-A <sub>3</sub>	

**(If zero == 0)**

**Then we do not write into any register.**

**Basically we can make RF-W signal 0, and the let the process execute as is.**



# LLI

## 1. Fetch instruction and IP update IF

Fetch	Controls
IP → Memory Address	Mem-Read
Memory Data → IR	ALU1_CONTROL ADD
IP → ALU1-A	IR-W
+2 → ALU1-B	IP-W
ALU1-C → IP	
IR → IR-ID	
IP ----> IP-ID	

## 2. ID—

Fetch	Controls
IR-ID → IR-RR	
IP-ID ----> IP-RR	

## 3. Register read—

Fetch	Controls
IR-RR → IR-EX	
IP-RR ----> IP-EX	

## 4. Execute—

Fetch	Controls
IR-EX → IR-MR	
IP-EX ----> IP-MR	

## 5. Memory read

Fetch	Controls
IR-MR → IR-WB	
IP-MR ----> IP-WB	

## 6. Update result onto Register.

Fetch

Controls

IR-WB <sub>0-8</sub> → SE[9] → RF-D3	RF-W
IR-WB <sub>9-11</sub> → RF-A <sub>3</sub>	

# LW

## 1. Fetch instruction and IP update.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand INSTRUCTION

Fetch	Controls
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 3. Compute Address

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	

ALU2-Z ----> Z	ZERO-W
IR-EX—>IR-MR	
IP-EX -----> IP-MR	

#### 4. Read Memory)

Fetch	Controls
$T_3 \rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow T_{25}$	$T_{25}$ -W
$T_3 \rightarrow T_{20}$	
IR-MR—>IR-WB	
IP-MR -----> IP-WB	

#### 5. Update Register

$T_{25} \rightarrow$ RF-D <sub>3</sub>	RF-W
IR-WB <sub>9-11</sub> —> RF-A <sub>3</sub>	

# SW

## 1. Fetch instruction and IP update

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IR-----> IR-ID	
IP-----> IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID ----> IR-RR	
IP-ID ----> IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> ----> T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> ----> T <sub>2</sub>	T <sub>2</sub> -W
IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Compute Address

Fetch	Controls
T <sub>2</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0-5</sub> $\rightarrow$ SE[6] $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	

IR-EX -----> IR-MR	
IP-EX -----> IP-MR	
T1—>T21	

#### 5. Memory read

IR-MR -----> IR-WB	
T3—>T20	
IP-MR -----> IP-WB	
T21—>T22	

#### 6. . Write back

Fetch	Controls
T <sub>20</sub> —> Memory Address	Mem-Write
T <sub>22</sub> —> Memory Data	

# BEQ

1. Fetch instruction.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	IR-W
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IP $\rightarrow$ IP-ID	

2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

4. Compute if  $(R_1 - R_2) = 0$

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	
ALU3-Z $\rightarrow$ Z	ZERO-W

IR-EX →IR-MR	
IP-EX -----> IP-MR	
T1→T21	

IP-EX→ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0-5</sub> → SE6 (MULTIPLY BY 2)→ ALU2-B	
ALU2-C → T3	
T3 → ALU4-A	ALU4_CONTROL SUB
+2 -----> ALU4-B	
ALU4-C→T5	

#### 5. Memory read

IR-MR -----> IR-WB	
T3→T20	T20_W
T5 → T23	
IP-MR -----> IP-WB	

#### 6. Write back

<div> If (Z==1)  T23 → IP  Else  IP-WB → IP </div>	IP_W
--	------



# BLT

## 1. Fetch instruction.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	IR-W
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Compute if $(R_1 - R_2) = 0$

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	
ALU3-Z $\rightarrow$ Z	ZERO-W

ALU3-CARRY ----> CARRY	CARRY-W
IR-EX -->IR-MR	
IP-EX -----> IP-MR	
T1-->T21	

IP-EX-->ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0.5</sub> --> SE6 (MULTIPLY BY 2)--> ALU2-B	
ALU2-C --> T3	
T3 --> ALU4-A	ALU4_CONTROL SUB
+2 -----> ALU4-B	
ALU4-C-->T5	

#### 5. Memory read

IR-MR -----> IR-WB	
T3-->T20	T20_W
T5 -----> T23	
IP-MR -----> IP-WB	

#### 6. Write back

<div> If (Z==0) AND (C == 0)  T23 --&gt; IP  Else  IP-WB --&gt; IP </div>	IP_W
---	------

# BLE

## 1. Fetch instruction.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	IR-W
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR-ID <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID <sub>6-8</sub> $\rightarrow$ RF-A <sub>2</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
RF-D <sub>2</sub> $\rightarrow$ T <sub>2</sub>	T <sub>2</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4. Compute if $(R_1 - R_2) = 0$

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU3-A	ALU3_CONTROL SUB
T <sub>2</sub> $\rightarrow$ ALU3-B	
ALU3-Z $\rightarrow$ Z	ZERO-W

ALU3-CARRY ----> CARRY	CARRY-W
IR-EX -->IR-MR	
IP-EX -----> IP-MR	
T1-->T21	

IP-EX-->ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0.5</sub> --> SE6 (MULTIPLY BY 2)--> ALU2-B	
ALU2-C --> T3	
T3 --> ALU4-A	ALU4_CONTROL SUB
+2 -----> ALU4-B	
ALU4-C-->T5	

#### 5. Memory read

IR-MR -----> IR-WB	
T3-->T20	T20_W
T5 -----> T23	
IP-MR -----> IP-WB	

#### 6. Write back

<div> If (Z==1) OR (C==0)  T23 --&gt; IP  Else  IP-WB --&gt; IP </div>	IP_W
--	------

# JAL

## 1. Fetch instruction

Fetch	Controls
IP → Memory Address	Mem-Read
Memory Data → IR	ALU1_CONTROL ADD
IP → ALU1-A	IR-W
+2 → ALU1-B	IP-W
ALU1-C → IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Instruction decode

IR-ID → IR-RR	
IP-ID ----> IP-RR	

## 3. Register Read

IR-RR ----> IR-EX	
IP-RR ----> IP-EX	

## 4. Compute Instruction pointer

Fetch	Controls
IP-EX → ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0-8</sub> → SE[9] (MULTIPLY BY 2)----> ALU2-B	IP-W
ALU2-C → T3	ALU3_CONTROL SUB
T3----> ALU3-A	
+2----> ALU3-B	
ALU3-C ----> IP	
IP-EX ----> IP-MR	

IR-EX -----> IR-MR	
--------------------	--

5. MEMORY READ

IR-MR -----> IR-WB	
IP-MR -----> IP-WB	

6. WRITE BACK

IR-WB 9-11 —> RF-A <sub>3</sub>	RF-W
IP-WB——> RF-D3	

# JLR

## 1. Fetch instruction

Fetch	Controls
IP → Memory Address	Mem-Read
Memory Data → IR	ALU1_CONTROL ADD
IP → ALU1-A	IR-W
+2 → ALU1-B	IP-W
ALU1-C → IP	
IR----> IR-ID	
IP----> IP-ID	

## 2. Instruction decode

IR-ID → IR-RR	
IP-ID ----> IP-RR	
IR-ID6-8 ----> RF-A2	

## 3. Register Read

IR-RR ----> IR-EX	
IP-RR ----> IP-EX	
RF-D2 → T2	

## 4. Compute Instruction pointer

Fetch	Controls
IR-EX → IR-MR	
IP-EX ----> IP-MR	
T2 → IP	

## 5. MEMORY READ

IR-MR -----> IR-WB	
IP-MR -----> IP-WB	

## 6. WRITE BACK

IR-WB 9-11 —> RF-A <sub>3</sub>	RF-W
IP-WB——> RF-D3	



# JRI

## 1. Fetch instruction.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	
IR $\rightarrow$ IR-ID	
IP $\rightarrow$ IP-ID	

## 2. Understand instruction

Fetch	Controls
IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	
IR-ID $\rightarrow$ IR-RR	
IP-ID $\rightarrow$ IP-RR	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T <sub>1</sub>	T <sub>1</sub> -W
IR-RR $\rightarrow$ IR-EX	
IP-RR $\rightarrow$ IP-EX	

## 4.. Compute Address

Fetch	Controls
T <sub>1</sub> $\rightarrow$ ALU2-A	ALU2_CONTROL ADD
IR-EX <sub>0-8</sub> $\rightarrow$ SE[9] (MULTIPLY BY 2) $\rightarrow$ ALU2-B	T <sub>3</sub> -W
ALU2-C $\rightarrow$ T <sub>3</sub>	
IR-EX $\rightarrow$ IR-MR	
IP-EX $\rightarrow$ IP-MR	

## 5. Read Memory

Fetch	Controls
$T_3 \rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow T_{25}$	$T_3$ -W
IR-MR $\rightarrow$ IR-WB	
IP-MR $\rightarrow$ IP-WB	
$T_3 \rightarrow T_{20}$	

#### 6. Writing back into IP

$T_{25} \rightarrow$ IP	IP-W
-------------------------	------

# LM

Load multiple registers whose address is given in the immediate field (one bit per register, R0 to R7 from left to right) in reverse order from right to left, i.e, registers from R7 to R0 if the corresponding bit is set. Memory address is given in reg A. Registers which are expected to be loaded from consecutive memory addresses

1. Fetch instruction and IP update.

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	

2. Understand INSTRUCTION

Fetch	Controls
IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	

3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T1	T <sub>1</sub> -W

4. Compute Addresses, for each register

Fetch	Controls
T1 $\rightarrow$ ALU2-A	ALU2_CONTROL SUB
+2 $\rightarrow$ ALU2-B	T <sub>1</sub> -W
ALU2C $\rightarrow$ T1	

5. Read Memory  $\rightarrow$  WILL HAVE TO ADD 8 STALLS (MULTIPLE STALLS  $\rightarrow$  DEFINE CONTROL SIGNALS FOR A STALL  $\rightarrow$  GIVE CONTROL BASED ON IMMEDIATE BITS)

Put a mux before memory add with 8 inputs t1, t6 to t12

The input in every cycle will be decided by the control signal

Control signal will be the count.

One more demux for mem data

And another count\_reg variable to count the bit number. This count\_reg acts as the control for demux.

Fetch	Controls
T <sub>1</sub> —> Memory Address	Mem-Read
Memory Data —> REG0	REG0-W
T <sub>6</sub> —> Memory Address	Mem-Read
Memory Data —> REG1	REG1-W
T <sub>7</sub> —> Memory Address	Mem-Read
Memory Data —> REG2	REG2-W
T <sub>8</sub> —> Memory Address	Mem-Read
Memory Data —> REG3	REG3-W
T <sub>9</sub> —> Memory Address	Mem-Read
Memory Data —> REG4	REG4-W
T <sub>10</sub> —> Memory Address	Mem-Read
Memory Data —> REG5	REG5-W
T <sub>11</sub> —> Memory Address	Mem-Read
Memory Data —> REG6	REG6-W
T <sub>12</sub> —> Memory Address	Mem-Read
Memory Data —> REG7	REG7-W

# SM

Store multiple registers whose address is given in the immediate field (one bit per register, R0 to R7 from left to right) in reverse order from right to left, i.e, registers from R7 to R0 if corresponding bit is set. Memory address is given in reg A. Registers which are expected to store must be stored to consecutive addresses.

## 1. Fetch instruction and IP update. ( $S_{41}$ )

Fetch	Controls
IP $\rightarrow$ Memory Address	Mem-Read
Memory Data $\rightarrow$ IR	ALU1_CONTROL ADD
IP $\rightarrow$ ALU1-A	IR-W
+2 $\rightarrow$ ALU1-B	IP-W
ALU1-C $\rightarrow$ IP	

## 2. Understand INSTRUCTION

Fetch	Controls
IR <sub>9-11</sub> $\rightarrow$ RF-A <sub>1</sub>	

## 3. Register read

Fetch	Controls
RF-D <sub>1</sub> $\rightarrow$ T1	T <sub>1</sub> -W

## 4. Compute Addresses, for each register

Fetch	Controls
T1 $\rightarrow$ ALU3-A	ALU3_CONTROL ADD
+2 $\rightarrow$ ALU3-B	T <sub>6</sub> -W
ALU3C $\rightarrow$ T6	
T6 $\rightarrow$ ALU4-A	ALU4_CONTROL ADD
+2 $\rightarrow$ ALU4-B	T <sub>7</sub> -W
ALU4-C $\rightarrow$ T7	

T7 ----> ALU5-A	ALU5_CONTROL ADD
+2 ----> ALU5-B	T <sub>8</sub> -W
ALU5-C ----> T8	
T8 ----> ALU6-A	ALU6_CONTROL ADD
+2 ----> ALU6-B	T <sub>9</sub> -W
ALU6-C ----> T9	
T9 ----> ALU7-A	ALU7_CONTROL ADD
+2 ----> ALU7-B	T <sub>10</sub> -W
ALU7-C ----> T10	
T10 ----> ALU8-A	ALU8_CONTROL ADD
+2 ----> ALU8-B	T <sub>11</sub> -W
ALU8-C ----> T11	
T11 ----> ALU9-A	ALU9_CONTROL ADD
+2 ----> ALU9-B	T <sub>12</sub> -W
ALU9-C ----> T12	

5. Read Memory ---- WILL HAVE TO ADD 8 STALLS (MULTIPLE STALLS — DEFINE CONTROL SIGNALS FOR A STALL— GIVE CONTROL BASED ON IMMEDIATE BITS)

Fetch	Controls
T <sub>1</sub> —> Memory Address	Mem-Read
REG0 —> Memory Data	mem-W
T <sub>6</sub> —> Memory Address	Mem-Read
REG1 —> Memory Data	mem-W
T <sub>7</sub> —> Memory Address	Mem-Read
REG2 —> Memory Data	mem-W
T <sub>8</sub> —> Memory Address	Mem-Read
REG3 —> Memory Data	mem-W
T <sub>9</sub> —> Memory Address	Mem-Read
REG4 —> Memory Data	mem-W

T <sub>10</sub> → Memory Address	Mem-Read
REG5 → Memory Data	mem-W
T <sub>11</sub> → Memory Address	Mem-Read
REG6 → Memory Data	mem-W
T <sub>12</sub> → Memory Address	Mem-Read
REG7 → Memory Data	mem-W

## Implementation of data forwarding

Say an instruction like ADA comes consecutively. Then if there is data dependency, the correct result will not be produced as the pipelined instructions' registers won't be updated faster than the speed at which the instructions are coming.

So for this we need to detect in the instructions where data dependency would be possible and then detect if actually there is a scope for data dependency

If first four bits of op-code are 00\_01, 00\_10 compare IR-EX3-5 with IR-RR8-8 and IR-RR9-11

If first four bits are 00\_00, compare IR-EX6\_8 with IR-RR8-8 and IR-RR9-11

If first four bits are 11\_01, 11\_00, 01\_00, 01\_01, 00\_11 compare IR-EX9\_11 with IR-RR8-8 and IR-RR9-11


We are using a comparator to check if the values are equal, and if they are equal then we are shorting T3 and T1 or T3 and T2 accordingly

Similarly we are also implementing data forwarding for when the data dependent instructions are not consecutive but two steps apart.

If first four bits of op-code are 00\_01, 00\_10 compare IR-MR3-5 with IR-RR8-8 and IR-RR9-11

If first four bits are 00\_00, compare IR-MR6\_8 with IR-RR8-8 and IR-RR9-11

If first four bits are 11\_01, 11\_00, 01\_00, 01\_01, 00\_11 compare IR-MR9\_11 with IR-RR8-8 and IR-RR9-11





## Implementation of branch prediction

Lets say while encountering a branch instruction we make a prediction in the ID stage itself (based on some FSM- the most easy to implement is the history bit)

Now we must cross-check and calculate whether our prediction was true or false.


T5 and IP-RR must be the same if the prediction we have done is correct.

This will be done by using a comparator (subtractor) and checking the zero flag


Say the values are different, then we must make the three instructions that entered the pipeline null and void. We do this by setting the write signals of all temporary registers as 0.

Hence effectively, even though the three instructions are being executed, they are making no changes, hence it is like they dont have any impact

However, on making wrong predictions the effective CPI will be hit, so it is important to have a good branch prediction.



## RTL Netlist (a portion of it)





### ALU Control Signals-

## ALU Controls


### MUX Control Signals-

## MUX Controls









Page No. \_\_\_\_\_ Date \_\_\_\_\_ YOUVA

IREX

IRFL

→ if op-code 00-01, 00-10 } compare EX → R6-8 / R9-11

→ if op-code 00-00 } compare EX → R6-8 / R9-11

→ if op-code 11-01, 11-00, 01-00, 01-01, 00-11 } compare EX → R6-8 / R9-11

we have purposefully left out some things as we will not change register/store type. Hence they should NOT be forwarded

→ in cm and sm we need to check for register 7 usage

01-10 01-11

if R6-8 / R9-11 is 111 or not

A hand-drawn schematic diagram of a power system. The diagram includes several components and their interconnections:

- Top Section:** A generator labeled 'Generator' is connected to a busbar. A transformer labeled 'T1' is also connected to this busbar. A load labeled 'R' is connected to the busbar. A switch labeled 'S1' is connected to the busbar. A line labeled 'L1' connects the busbar to another busbar.
- Middle Section:** A transformer labeled 'T2' is connected to a busbar. A load labeled 'R' is connected to the busbar. A switch labeled 'S1' is connected to the busbar. A line labeled 'L1' connects the busbar to another busbar. A transformer labeled 'T3' is connected to a busbar. A load labeled 'R' is connected to the busbar. A switch labeled 'S1' is connected to the busbar. A line labeled 'L1' connects the busbar to another busbar.
- Bottom Section:** A transformer labeled 'T4' is connected to a busbar. A load labeled 'R' is connected to the busbar. A switch labeled 'S1' is connected to the busbar. A line labeled 'L1' connects the busbar to another busbar. A transformer labeled 'T5' is connected to a busbar. A load labeled 'R' is connected to the busbar. A switch labeled 'S1' is connected to the busbar. A line labeled 'L1' connects the busbar to another busbar.

The diagram is labeled with various letters and numbers, including 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', '1', '2', '3', '4', '5', '6', '7', '8', '9', '10', '11', '12', '13', '14', '15', '16', '17', '18', '19', '20', '21', '22', '23', '24', '25', '26', '27', '28', '29', '30', '31', '32', '33', '34', '35', '36', '37', '38', '39', '40', '41', '42', '43', '44', '45', '46', '47', '48', '49', '50', '51', '52', '53', '54', '55', '56', '57', '58', '59', '60', '61', '62', '63', '64', '65', '66', '67', '68', '69', '70', '71', '72', '73', '74', '75', '76', '77', '78', '79', '80', '81', '82', '83', '84', '85', '86', '87', '88', '89', '90', '91', '92', '93', '94', '95', '96', '97', '98', '99', '100'. The diagram is also labeled with 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', '1', '2', '3', '4', '5', '6', '7', '8', '9', '10', '11', '12', '13', '14', '15', '16', '17', '18', '19', '20', '21', '22', '23', '24', '25', '26', '27', '28', '29', '30', '31', '32', '33', '34', '35', '36', '37', '38', '39', '40', '41', '42', '43', '44', '45', '46', '47', '48', '49', '50', '51', '52', '53', '54', '55', '56', '57', '58', '59', '60', '61', '62', '63', '64', '65', '66', '67', '68', '69', '70', '71', '72', '73', '74', '75', '76', '77', '78', '79', '80', '81', '82', '83', '84', '85', '86', '87', '88', '89', '90', '91', '92', '93', '94', '95', '96', '97', '98', '99', '100'.