

## CS61064: CUDA End Term Project

Efficient Sparse
Convolutional Neural Network
Inference

(Group G and Q)

### INDEX

#### INTRODUCTION

SPARSIFY FUNCTION

SERIAL IMPLEMENTATION

PARALLEL UNOPTIMISED IMPLEMENTATION

PARALLEL OPTIMISED IMPLEMENTATION

PROFILING VIA CNN PIPELINE

### Introduction






Weight pruning can compress DNN models by removing redundant parameters in the networks, but it brings sparsity in the weight matrix and therefore makes the computation inefficient on massively parallel GPUs.

### Limitations of pruning


Convolution onto matrix multiplication is diminished, which lowers data reuse and consumes memory bandwidth.

When executing on massively parallel GPUs, the sparsity introduced by pruning causes the computation to be irregular, resulting in inefficiency.



### Solution





Escort: An efficient GPU-based sparse convolutional neural network. We choose to compute the sparse convolutions directly rather than utilizing the lowering approach. The parallelism and locality for the direct sparse convolution kernel are then coordinated, and we use specific optimization approaches to increase performance even more.

### **IMPLEMENTATION**





Using the Sparsify function, the weight matrix is represented in CSR format.



Serial implementation of direct sparse convolution.



Unoptimized parallel implementation of serial implementation.



Optimization of parallel implementation using Memory Coalescing and Data Localization.

### SPARSIFY FUNCTION

A sparse matrix structure is used to store the weights. We dynamically compute the offset of the input array as the computation progresses, and then use the index to load the proper items into on-chip storage. We do the required index calculation after the computation is completed in order to save the result in the correct output location.


```
void sparesify(int* matrix)
   value=(int*)malloc(sizeof(int)*(W*W));
   rowptr=(int*)malloc(sizeof(int)*(W+1));
   colidx=(int*)malloc(sizeof(int)*(W*W));
   int NNZ = 0;
   rowptr[0]=0;
   for (int i = 0; i < W; i++) {
       for (int j = 0; j < W; j++) {
           if (matrix[i*W+j] != 0) {
               value[position value++] = matrix[i*W+j];
               colidx[position colidx++] = j;
               NNZ++;
       rowptr[position rowptr++] = NNZ;
```

### **Compressed Sparse Row format**

## Computation of output feature maps from input feature maps using matrix multiplication

Shape Parameter	Description
N	batch size
M	# of filters / # of ofmap channels
С	# of ifmap/filter channels
H/W	ifmap height/width
R/S	filter height/width
E/F	ofmap height/width

**Table 1: Shape Parameters of a CONV Layer [42]** 



# Pseudo Code for Sequential Convolution

#### **Algorithm 2** Sequential Sparse Convolution [37]


```
1: procedure SCONV(in, W, out)
        for n in [0, N) do
            for m in [0, M) do
 3:
                 for j in [W.rowptr[m], W.rowptr[m+1]) do
 4:
                     off \leftarrow W.colidx[j]
 5:
                     val \leftarrow W.value[j]
 6:
                     for h in [0, E) do
 7:
                          for w in [0, F) do
 8:
                              \operatorname{out}[n][m][h][w] += \operatorname{val} *
 9:
                                     in[n][off + f(0, h, w)]
10:
```

### **Serial Implementation Code**

```
int *SPConv_serial(int input_features[H*H], int weight[], int window_size)
    int j1, j2;
    sparesify(weight);
    int *output_matrix = (int *)calloc(window_size*window_size, sizeof(int *));
    for (int i=0;i<position_rowptr-1;i++)</pre>
            int row = i;
            for (int j=rowptr[i];j<rowptr[i+1];j++)</pre>
                int mat value = value[j];
                int col = colidx[j];
                for (j1=0; j1<window_size;j1++)</pre>
                    for (j2=0; j2<window_size;j2++)</pre>
                        output_matrix[j1*window_size + j2] = output_matrix[j1*window_size + j2] + input_features[(j1+row)*H + (j2+col)] * mat_value;
    return output matrix;
```

### PARALLEL UNOPTIMISED IMPLEMENTATION

- We have considered the warp size to be 8 as given in the assignment.
- The number of threads that has been launched in our case is equivalent to the number of non-zero elements in the map of the CSR data structure.
- The partial sum is stored in the p\_sum variable which holds the value of each thread computation and finally finishes the operation after it involves all the values and returns the final value.




## Parallel Unoptimized Implementation Code

```
global void conv(int* d if, int *val, int *row, int * col, int* d of, int window size)
  extern __shared__ int psum[] ;
   shared int active tid;
  int tid = blockIdx.x * blockDim.x + threadIdx.x;
       for (int idx = 1; idx < position rowptr; idx++)
          psum[idx] = 0;
  if (tid < position rowptr - 1)
       int r = tid;
       for (int j = row[tid]; j < row[tid + 1]; j++)</pre>
           int mat value = val[j];
          int c = col[j];
           printf("tid = %d row = %d col = %d val = %d\n", tid, r, c, mat_value);
           for (int j1 = 0; j1 < window size; j1++)
              for (int j2 = 0; j2 < window_size; j2++)</pre>
                  active tid = tid;
                  psum[tid] = d_if[(j1 + r) * H + (j2 + c)] * mat_value;
                  __syncthreads();
                  if (tid == active tid)
                       for (int idx = 1; idx < position_rowptr; idx++)
                           psum[0] += psum[idx];
                  d_of[j1 * window_size + j2] = psum[0];
                  if (tid == active tid)
                       for (int idx = 0; idx < position rowptr; idx++)
                          psum[idx] = 0;
```

### Parallel Implementation: Warp Size 8

- The accesses to the input array by a warp are coalesced as long as the array elements with contiguous row or column indices are stored contiguously.
- Each thread is responsible to calculate one corresponding output element of the output matrix.
- It is to be noted that the memory accesses required to write the product sum into the output array are also contiguous.




## Algorithm for implementation

- Each of the non-zero weights present in the matrix are multiplied with consecutive input data.
- The corresponding product obtained thereafter is added to the partial sum for the output element pertaining to the thread.
- This helps us to avoid uncoalesced memory access to the global memory in the GPU, hence improving memory access efficiency.

```
global void conv mul parallel(int* d if, int *val, int *row, int * col id, int * row id
  extern shared int psum[];
  shared int active tid;
  int tid = blockIdx.x * blockDim.x + threadIdx.x;
      for (int idx = 1; idx < position rowptr; idx++)
          psum[idx] = 0;
  if (tid <= position rowptr - 1)
      for (int k=0; k < position_value; k++)</pre>
          int mat value = val[k];
          int row = row_id[k];
          int col = col_id[k];
          // printf("\n mat-value: %d", mat value);
          // printf("\n row num: %d", row);
          for (int j1 = 0; j1 < window size; j1++)
              for (int j2=0; j2 < window size; j2++)
                  if (tid == j2 % warp size)
                      active tid = tid;
                      psum[tid] = d_if[(row + j1) * H + (col + j2)] * mat_value;
                  syncthreads();
                 d of[j1 * window size + active tid] += psum[active tid];
```

### Dataflow in the underlying architecture

- The purpose of an optimum dataflow here is to minimize memory divergence.
- The sparce convolution of a 3x3 filter against a 6x6 input feature map can be divided as shown in the figure.
- The results can be obtained by simply accumulating the two products, avoiding any unstructured computations.



## PARALLEL OPTIMISED IMPLEMENTATION

We load the weight matrix, which is saved in CSR format, into shared memory, together with the input feature map, output feature map, and the parameters associated with the matrices, to improve the parallel CUDA code. Because we only load successive array members, they're all merged memory accesses.

Output channels are mapped to the y axis of the grids. while the x-axis contains the E x F number of threads that process the m<sup>th</sup> output layer. This was done because of the limit on the maximum number of threads in a block at 1024 threads.

## Global Memory Coalescing and Data locality

```
global__void compute(unalgoed int n)
       exters shared float arr[];
       // Ref: https://docs.nvsdia.com/cuda/cuda-c-programming-guide/index.html/shared
       float 'params = (float ')arr;
       lot tid = blocklds.s * blockbis.s + threadlds.s.
       toffset * gradium.* * blockDim.* * blockEdx.y;
       For (lot inthreadIds.x: 1000M PARAMS; 1+46lockDin.x) (
           params[1] = d_computeFormss[1];
       _xyncthreads();
       floot "w = (floot ")Marr[streof(int)"MUM_PARAMES];
       ist "cols = (int "Harr[Sizeof(int)"MUM PAGARS = sizeof(float)"(params[9]));
        int "rows = (int ")Earr[sizeof(int)"ROM FARMES + Sizeof(Float)"(params[8]) + Eizeof(int)"(params[10])];
        float 'ip = (float ')&arr[sizeof(int)'NDM_ONAMMS = sizeof(float)'(params[0]) = sizeof(int)'(params[in]) + sizeof(int)'(params[in]));
       float 'ap = (float 'parr sizesf(int)'928_98888 + sizesf(float)'(params[9]) + sizesf(int)'(params[1]) + sizesf(int)'(params[1]) + sizesf(int)'(params[1])
params[2] * params[3] )];
           grid(X, Y, 2): dix3(E*E/800X 00X, M, 1)
          Y -> diff output layer
          X -> 6011(E"F/8LOCK_DIM)
       for (int sethreadlds.x; i < param(9); i ++ blockDim.x) {
            w[1] * d weights[1];
       ) // Load weights
       for (ist inthreadEds.x; i = parsex[ii]; i +> blockGim.x) [
           rows[1] = d_rowldx[1];
        ) // Load rows
       for (Lot Sythreadids, x; 1 < params[10]; 1 +r blockdim.x) [
            cals[i] = d collds[i];
       3 // Lead cole
       For (int inthreadDdw.w; i < params[1] * params[2] * params[3] ; i += blockDim.w) (
           35[1] = d 1feap[1];
        5 // Lead imputs
          syncthreads();
```

#### Parallelized Convolution

```
for (int i=tid; i<(params[0] * params[4] * params[5] )/gridDim.y; ++i) {
    d_ofmap[i] = op[i];
}
__syncthreads();</pre>
```

### Global Write Coalescing

### The CNN pipeline

For the CNN pipeline, we employ a Python script that imports the weights and biases of a pre-trained AlexNet's convolutional layers, trimming 80% of the weights and saving them in text files, which are then read by a host C program and fed into the optimized CUDA code that conducts the sparse convolution.

```
import torch.nn as nn
import torch.nn.utils.prune as prune
model = torch.hub.load('pytorch/vision:v0.10.0', 'alexnet', pretrained=True)
print(model.parameters)
for i,module in enumerate(model.features.modules()):
    if isinstance(module,nn.Conv2d):
        prune.ll unstructured(module,name="weight",amount=0.8)
        idx.append(i)
print(idx)
#we store the pruned weights in a txt file to be read later by the
for i in idx:
    weights = model.features[i-1].weight.flatten().tolist()
    bias = model.features[i-1].bias.tolist()
    with open("Conv2D layer" + str(i) +".txt", "w") as f:
        f.write(" ".join(list(map(str,list(model.features[i-1].weight.shape)))))
        f.write("\n")
        f.write(" ".join(list(map(str,bias))))
        f.write("\n")
        f.write(" ".join(list(map(str,weights))))
```

## Current issues and future improvements



We used this <u>reference</u> to implement data locality. However we faced several issues while running the code without hardcoding in the length of the array stored in the shared memory on Google Colab. This might have been a CUDA version issue. (<u>refer</u>)



Future improvements would involve reduction in the shared memory storage by only loading a part of the arrays involved at once as a function of gridDim.y. For example, we can get away with loading weight and colidx from the indices [rowidx[gridDim.y], rowidx[gridDim.y+1]) and load the gridDim.y th layer of the output array.



We can also implement the other layers used such as maxpooling and the ReLU activation layers using CUDA and streamline the entire inference pipeline.

### Contributions



1

Implement the Sequential Sparse Convolution as described in Algorithm 2 in the paper: (21CD72P01, 21CD92P01, 21CD92R01)

2

Apply sparse convolution of 3×3 filter and the parallelism strategy considering the warp size as 8: (21CS91P01, 20CE30034, 20CE30035, 20CH10089)

3

Minimize coalesced memory accesses and maximize data locality for optimized performance. Give a detailed analysis for the optimizations with an example of AlexNet CNN inference pipeline.

(20EC10034, 20EC10072, 20CH10087)

### THANK YOU!