latel 8086 Microprocessor:

Released in 1978 by Intel Corporation.

It has 16-bit data bus i.e. it can access 16-bit data in one operation. It's ALU and internal data registers are also 16-bit; hence 8086 is a 16-bit up.

8086 has a 20 bit address bus and can access up to 2²⁰ memory locations[00000H -

FFFFFH] (1 MB)[16 times more than 8085].

20= 1 KB 240= 17B

8086 supports Pipelining

Fetching the next instruction while executing the current instruction is called Pipelining. 8086 prefetches up to 6 instruction bytes from memory and queues them in order to speed up instruction execution. Pipelining highly improves the performance of the system.

> 8086 supports Memory Segmentation:

Segmentation means dividing the memory into logical components. Here, the memory is divided into 4 segments: Code, Data, Stack and Extra Segments.


> 40-pin IC with +5V DC power supply.

Available in 3 versions- 8086(Clock rate 5MHz), 8086-2(8 MHz) & 8086-1(10 MHz).

> 8086 is designed to operate in two modes, Minimum and Maximum.

> Have 117 different instructions.

Internal Architecture of 8086 Microprocessor:



Explanation:

8086 is a 2-stage microprocessor and its architecture has two blocks:



- 1. Bus Interface Unit (BIU) and
- 2 Execution Unit (EU).
- Both units operate asynchronously to give the 8086 an overlapping instruction fetch and execution mechanism which is called as Pipelining. This results in efficient use of the system bus and system performance.




Bus Interface Unit (BIU):

Contains

6-byte Instruction Queue (Q)
The Segment Registers (CS, DS, ES, SS).

on u...

operate asynchronously to give the 8086 an over-



Explanation!

- 4 8086 is a 2-stage microprocessor and its architecture uas two blocks:
 - 1. Bus Interface unit (BIU) and
 - 2. Execution unit (EU)
- 4 Both units operate asynchronously to give the 8086 an overlapping instruction jetch and execution mechanism which is called pipelining.

1. Bus Interface Unit (BIU)

contains

a) 6-byte Instruction Queue (Q)

6> The segment Registers (CS.DS.ES, SS).

1) The Ujnstruction Pointer (IP)

d) The address summing block (I)

4 BILL is the interface of 8086 to the outside world.

4 It is responsible for all external bus operation.

4 It performs the following functions:

> It generates 20-bit physical address for manony access

ste as substituted in

Ģ

-> Transfer data to and from the wemony and Ilo.

-> supports pipelining using the 6-byte Vinstruction queue.

THE QUEUE (Q)

4 The BIU uses a mechanism known as an instruction stream queue to implement pipeline architecture.

4 This queue permits pre-fetch of up to 6 bytes of instruction code. Whenever the queue of the BIU is not D tull, it has room for at least two where bytes and at the same time the Eu is not requesting it to read or write operands from memory, the BILL is free to look ahead in the program of pre- Ufetching the next sequential instruction.

4 These pre- fetching instructions are held in its FIFO (first In. first out) Dquare with its 26 bit data bus, the BJU fetches two instruction bytes in a single memory cycle.

4 After a byte is loaded at the input end of the queue , it automatically ships up through the fifo to the empty location nearest the output

6 The Eu accesses the queue from the output end. It reads or instruction byte after the other from the output of the queue.

4 The intervals of no bus activity, which may occur between bus cycles, are known as idle chate.

- Instruction pointer and cumming block
 the instruction pointer register contains a 16 bit offset
 address of instruction that is to be executed next.
- u the IP always references the Code segment register (cs).

 6 The value contained in the instruction pointer is called as an offset because this value must be added to the base address of the code segment, which is available in the Cs register to find the 20-bit physical address.

for eg: Memory address in 8086 = Base address x10 + off set address let. Base address = 1000 H

Off set address = 2345 H

NOW,

20 bit physical address: (1000 x 10 + 2345) H
= (10000 + 2845) H
= 12845 H

Us to form a 20 bit address of the next instruction, the 16 bit address of the IP is added (by the address summing block) to the address contained in the CS, which has been shifted four bits to the left.

2. Execution unit (Eu)

- 4 It fetches the instructions from the Instruction Queue, decodes and executes it.
- 6 It performs arithmetic, logic, decision-making and data transfer operations.
- 4 It sends requests signals to the BIU to access the external
- 4 Generates control signals.

The main components of Eu are as follows;

Segmented Memory:
4 The memory in an 8086/88 based system is organized as segmented memory.

4 The CPU 8086 is able to address Imbyle of memory.

into a number of logical segments with each segment of using

is cs (code segment)

- 4 This segment is used to hold the programs to be executed.
- 4 Instruction fatch operation is performed in this cs memory
- for the code.

is ss (stack segment)

- in this registed.
- y stack pointer (SP) in Eu hords the 16 bit offset address of the top of the stack.
- 4 Physical address given by SS and SP.

De (Data Segment)

4 where data and operands are stored.

- 6 This segment also holds the source operands during string instructions.
- 4 Ds register points current data segment.
- 4 operands for most instructions are letched from this segment.

is Es (Extra segment):

- Es to hold the destination data.
- 6 Es and DI are used to defermine 20 bit physical address.

fo Alu (Arithmetic and Logic Unit) [36-bib] - It has a 16 bil ALU . Il performs 8/16 bit binamy arithmetic and Logic operations. gs operand Register: - It is a 16 bit segister used by control register to hold the operands temporarily -> Il is not available to the Programmer. h> Instruction Register and Instruction Decoder - The Eu fetches an opcode from the queue into the Instruction Register. - The Instruction Decoder decodes it and sends the information to the control circuit for execution. ,ti» flag Register > A flag is a flip flop which indicates some conditions produced by the execution of an instruction or operations of the Eu. > In 8086 The Eu contains @ a 16 bit flag register @ 9 of the 26 are active plags and remaining I are undefined. 10 6 flags indicate some conditions -status flags @ 3 glags - control glags. IF IF SF ZF x of DF X AF X -> Carry Flag estion flag: 1- overylow in Result Generalted. > tanity -tlag: Direction Flag: 1 = Result has even 1 = Auto decrementing mode pasity. sign flag: Interrupt Enable flag: 4 Auxiliary camp 1 = Enable Interrupts on INTR 1 = MSB of the d = Auxiliany Trap flag: + repult Dis 1 : Enable single stepping mode Crenerated. ie negative

1 = Result bo. 9:

a) General Purpose Registers: 6 8086 has four 16-bit general purpose register AX, BX, CX and DX. 4 These are available to the programmer for arithmetic , logic and data transfer operations. 6 fach of these registers can be divided into two 8-bit registers like - AH-AL, BH-BL, CH-CL and DH-DL AX = AH-AL = Accumulator BX = B4-B1 = Base Register CX = CH-CL = Counter Degister DX: DH-DL = Data Register. (16 bit) = (8 bit + 8 bit) b) stack Pointer (SP) [16bits]: 4 Holds the offset address of the top most elements of the stack in the stack D segment. 4 It is used by Instructions like PUSH, POP, CALL, RET etc. i) Base Pointer (BP) [16 bit]: y It is used to hold the offset address of the stack in Random Access Mode. 4 It can be used with ss Register to access the stack rando d) Source Index (SI) [16-bib]: 4 Mormally used to hold the offset address for the segment ! can be Used for the Stack segment. G It required for some string operations. 4 SI is associated with U os register. e) Destination Index (DI) [16-bih] It is also used to hold the offset address for the data segme or the stack segment.

4 It also required for some string operation.

DI is associated with Es register.

3.2. Addressing modes of 8086 GAddressing mode is way of defining operands. Ust is the way in which processor can access data.

турея:

is Immediate Addressing Mode

is Direct Addressing Mode

is legister Addressing mode

ivs Register Indirect Addressing mode.

> vs Register Relative Addressing Mode.

vis Base + Index Addressing mode, and

iiis Base Relative + Index Addressing mode.

i) Immediate Addressing Mode:

+ operand is specified in the instruction itself.

9 MOV AL, 394 ADD AX, 4836 H

Note: MUI is not used in 8086

iis Direct Addressing Mode:

-> operand offset begiven in the instruction as a 16 bit displacement.

don eg: ADD AL, [02014]; Adds the confents of offset address 03014 to AL.

b Let the content of DS = 9000H then content of (4000H + 0301H = 90301H is added to the confert of AL and result is stored in AL).

iii> Register, Addressing Mode:

per 5 operand is placed in one of the register BX (not CX ,DX), BP. SI, DI as specified in the instruction.

eg: (i) MOV AX, [BX]; memory address = content q BX

If [BX] = 0301 H and

[0301H]=53H [0302H]=95H then, [AX] = 9553H

Note: MOV A.M in 8085
is equivalent with
MOV AX. [BX] in 2086.

is ADD AL, [SI]; content of memory location addressed by SI is added to content of AL and result placed in Al

iv> Register Addressing Mode:

4 operand is placed in one of the 16/8 bit general purpose, register (Registers must be of same size).

eg: MOV ALIBL
MOV AX, CX; content of CX is transferred to Accumulat
MOV SIIDI; content of DI is copied to CI register.

vs Register Relative Addressing mode:

4 operands offset is the sums of an 2-bit displacement of and the content of base registed BX or index registers; and the content of base registed BX or index registers; eg: MOV AX, [BX +05H]: if BX = 0301H offset = 0301H offset = 0306H MOV [SI + 20H], BL,

Noto: Relative: "extra displacement"

vis Base + Index Addressing Mode :

(SI or DI) to lindirectly address memory.

Index register = beginning to cation of memory

Index register = relative position of an element in an am

So, offset = [BX or BP] + [SI or DI]

eg; (i) ADD AX, [BX+SI]; base Index

(ii) MOV BL, [BP+SI]; if PA = 40000H [BX] = 1250H, [SI] = 8214H -1hen,

Actual address = (40000 + 1250 + 8214) H = 49464 H, SO BL [49464 H], after execution of this instruction.

vii) Base Relative + Index Addressing mode:

4. combines the features of 'Base + index' and 'register relative' addressing modes.

Here, operand offset is given by,

affect = [BX or BP] + [SI or DI] + 8/16 bit displacement

MOV AX, [BX+SI+05H]: 05H & 8-bit displacement MOV AX, [BX+SI+1235H]: 1235H & 16 bit displacement MOV [DI+0P+20H], AX.

3.3. ALP Development tools:

(ASSEMBLY LANGUAGE PROGRAM DEVELOPMENT TOOLS)

9. EDITOR:

An editor is a software tool that allows user. The construction of an assembly language program by providing a set of commands. By using this tool the user can type and modify the program in assembly code. The program in assembly created by an editor is termed as source program.

b. ASSEMBLER:

An assembler program is used to translate the assembly language mne mounts for instructions to corresponding binary codes. when you run the assembler it reads the source file of your program from the disk where you have saved it after editing.

- on the first pass through the source programs, the assembler determines the displacement of named data items, the offset of labels, etc and puts this dinformation in a symbol table.
- on the second pass through the source program, the assembler produces the binary code foreach instruction and inserts the offsets, etc. that it calculated during the first pass.
- The assembler generates 2 tiles on the Hoppy disk or hard disk. The first file is called object file (.06).
- The second file generated by assembler is called the assembler is file and is given extension (.1st).

C. LINKER!

- u a linker is a program used to join several object biles into one large object file.
- o The linker produces a link file which contains the binon codes for all the combined modules. The linker also produces a link map file which contains the address information about the linked files (.exe).