

Printed pages: 2

Sub Code: RCA104

Paper Id:

1	4	0	4
---	---	---	---

Roll No.

--	--	--	--	--	--	--	--	--	--

MCA
(SEM I) THEORY EXAMINATION 2017-18
COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 Hours**Total Marks: 70**

Note: 1. Attempt all Sections. If require any missing data; then choose suitably.
 2. Any special paper specific instruction.

SECTION A

- 1. Attempt all questions in brief. 2 x 7 = 14**
- Find 2's complement of $(11000100)_2$.
 - What is micro instruction?
 - What is Von Neumann bottleneck? How can this be reduced?
 - What is cache updating? Why is it necessary?
 - What is system bus? Explain different type of bus.
 - What are characteristic of a good instruction format?
 - Explain valid bit with example.

SECTION B

- 2. Attempt any three of the following: 7 x 3 = 21**
- Explain the following.
 - Bus structure
 - Multiple bus hierarchy.
 - What are the major functions of a processor? Explain them with the help of a flow chart.
 - What are the parameters of a typical hierarchical memory system? Derive the average access time T formula of a n -level hierarchical system.
 - Explain the working and action of DMA with the help of a suitable example.
 - A computer has 32 bit instruction and 12 bit address. If there are 250 two-address instructions, how many one-address instructions can be formulated?

SECTION C

- 3. Attempt any one part of the following: 7 x 1 = 7**
- Draw and explain the block diagram of a simple computer with 5 functional units.
 - Explain various OS types in detail.
- 4. Attempt any one part of the following: 7 x 1 = 7**
- What is the purpose of swapping? Explain the purpose of a translation look aside buffer in ARM memory management with block diagram.

- b. Explain Booth's algorithms for 2's complement multiplication using flow chart. use the Booth algorithm to multiply 23(multiplicand) by 29(multiplier), where each number is represented using 6 bit.
5. **Attempt any *one* part of the following:** **7 x 1 = 7**
- Discuss RISC & CISCs.
 - What is cache coherence? How can the problems related to it be resolved? Can this problem occur in uniprocessor system?
6. **Attempt any *one* part of the following:** **7 x 1 = 7**
- Discuss Flynn's classification of various computer architecture with the help of their functional block diagram.
 - State Amdahl's Law. Show the derivation of speed ratio with variation of number of processors with reference to the fraction of series component in parallel computation.
7. **Attempt any *one* part of the following:** **7 x 1 = 7**
- Write short note on following
 - Data manipulator
 - VLIW processor
 - Attempt the following
 - Explain Interlocks and Hazards.
 - Describe a parallel addition algorithm on a S/MD architecture.