

# ASSIGNMENT-01

## COMPUTER ORGANISATION

Koottikay George  
180109045  
CSE - BDA

Q-1 Explain different instruction format with example

Answer → The most common field found in the instruction format are:

- i) Operation Code Field that specifies the operation to be performed.
- ii) Address Field that specifies a memory address.
- iii) Mode Field that specifies the way that operand or effective address is determined.

We will evaluate the following arithmetic statement to show the no. of addresses.  $X = (A+B) * (C+D)$

1). 3 Address Instruction → In this format we use each address field to specify either a processor register or memory operand. The program in assembly language to evaluate the given expression is as follows:

Addl R<sub>1</sub>, A, B      R<sub>1</sub> ← M[A] + M[B] // Content of A = M[A]

Addl R<sub>2</sub>, C, D      R<sub>2</sub> ← M[C] + M[D]

Mul X, R<sub>1</sub>, R<sub>2</sub>      M[X] ← R<sub>1</sub> \* R<sub>2</sub>.

It is assumed that computer has 2 processor registers R<sub>1</sub> & R<sub>2</sub> & symbol 'M[A]' denote the content of operand at memory address A.

2). Two Address Instruction → The 2 address instruction are most common in commercial computers.

The 'MOV' instruction moves or transfers the operand from memory to processor register.

MOV	R <sub>1</sub> , A	R <sub>1</sub> ← M[A]
ADL	R <sub>1</sub> , B	R <sub>1</sub> ← R <sub>1</sub> + M[B]
MOV	R <sub>2</sub> , C	R <sub>2</sub> ← R <sub>2</sub> + M[C]
ADL	R <sub>2</sub> , D	R <sub>2</sub> ← R <sub>2</sub> + M[D]
MUL	R <sub>1</sub> , R <sub>2</sub>	R <sub>1</sub> ← R <sub>1</sub> * R <sub>2</sub>
MOV	X, R <sub>1</sub>	M[X] ← R <sub>1</sub>

3). One Address Instruction → This format uses an implied accumulator register for all the data manipulation. For multiplication and division. There is a need of 2nd register. All the operations are done b/w AC register & memory operand. 'T' is the address of Temporary Memory location required for storing the intermediate result.

LOAD	A	$AC \leftarrow M[A]$	// Loading content of A on AC
ADD	B	$AC \leftarrow AC + M[B]$	// Updating (Adding)
STORE	T	$M[T] \leftarrow AC$	
LOAD	C	$AC \leftarrow M[C]$	
ADD	D	$AC \leftarrow AC + M[D]$	
MUL	T	$AC \leftarrow AC * M[T]$	
STORE	X	$M[X] \leftarrow AC$	

4). Zero Address Instruction → A stack organised computer for the instruction addition & multiplication.

The 'PUSH' & 'POP' instruction need an address field to specify the operand that communicates with the stack. The following shows how the given expression will be written for stack organised computer. Here 'TOS' shows the 'Top of the Stack'.

PUSH	A	$TOS \leftarrow A$	
PUSH	B	$TOS \leftarrow B$	
ADD		$TOS \leftarrow A+B$	
PUSH	C	$TOS \leftarrow C$	
PUSH	D	$TOS \leftarrow D$	
ADD		$TOS \leftarrow C+D$	
MUL		$TOS \leftarrow (A+B) * (C+D)$	
POP	X	$M[X] \leftarrow TOS$	

Q-2 → What do you mean by Addressing Modes? Explain different addressing modes with suitable example.

Answer → The different ways of specifying the location of an operand in an instruction are called as addressing modes.

In computer architecture, there are following types of addressing modes:-

1). Implied Addressing Model  $\Rightarrow$  The definition of the instruction itself specifies the operands implicitly.

$\Rightarrow$  It is also called as Implicit Addressing Mode.

Example  $\rightarrow$  In stack organized computer, Zero Address Instruction are implied model instructions.


2). Stack Addressing Model  $\Rightarrow$  The operand is contained at the top of the stack.

Example  $\rightarrow$  ADD

- The instruction simply pops out 2 symbols contained at the top of the stack.
- The addition of those 2 operands is performed.
- The result so obtained after addition is pushed again at TOS.

3). Immediate Addressing Model  $\Rightarrow$  The operand is specified in the instruction explicitly.

$\Rightarrow$  Instead of address field, an operand field is present that contains the operand.




Example  $\rightarrow$  MOV R #20 initializes register R to a constant value 20.

4). Direct Addressing Model  $\Rightarrow$  The address field of the instruction contains the effective address of operand.


$\Rightarrow$  Only 1 reference to memory is required to fetch the operand.

$\Rightarrow$  It is also called as absolute addressing mode.



Example  $\rightarrow$  ADD X will increment the value stored in the accumulator by the value stored at memory location X.

$$AC \leftarrow AC + [X]$$



$\Rightarrow$  Only 1 register needs to memory to acquire base to fetch the operand.


Registers that contain the effective address of the operand.

7). Register Indirect Addressing Model  $\Rightarrow$  The address field of the

of main memory. Initially for indirect one in the Instruction  $\rightarrow$  CPU to addressee field of the instruction refers to a CPU segment instead to addressee field of the instruction refers to a CPU segment instead addressing mode. The only difference is adding mode.

$$AC \rightarrow AC + [R]$$

by the content of register R.  
value stored in the accumulator  
 $\rightarrow$  ADD R will increment the




$\Rightarrow$  The reference to memory is required of fetch the operand.

that contains the operand.

$\Rightarrow$  The address field of the instruction refers to a CPU segment.

a segment ad.

6). Register Direct Addressing Model  $\Rightarrow$  The content is contained in




$\Rightarrow$  2 references of memory and required to fetch the operand.

that contains the effective address of the operand.

address of memory loc.

5). Indirect Addressing Model  $\Rightarrow$  The address field of the instruction


8). Relative Addressing Mode  $\Rightarrow$  Effective address of the operand is obtained by adding the content of program counter with the address part of the instruction.  
 Effective Address = Content of Program Counter + Address part of the instruction.



- \* Program Counter (PC) always contains the address of the next instruction to be executed.
- \* After fetching the address of the instruction, the value of program counter immediately increases irrespective of whether the fetched instruction has completely executed or not.


9). Indexed Addressing Mode  $\Rightarrow$  Effective address of the operand is obtained by adding the content of index register with the address part of the instruction.

Effective Address = Content of Index Register + Address part of the Instruction.




10). Base Register Addressing Mode  $\Rightarrow$  Effective address of operand is obtained by adding the content of base register with the address part of the instruction.

Effective Address = Content of Base Register + Address part of the instruction.



the effective result is reflected.



- If the instruction requires Rauto, the effective address is 3300.
- If the instruction requires Rauto, the effective address is 3302.
- Then, the effective result of Rauto will be 3300.
- Now, if the immediate value of Rauto is 2, then the effective address will be 3302 - 2 = 3300.
- After memory access 3300 will be 6B.
- At memory address 3300, the effective address is 3302.
- If the instruction requires Rauto, the effective address is 3302.
- If the instruction requires Rauto, the effective address is 3300.

Example - Assume offset A13 = 2 bytes. Here,

- Only 1 byte of memory is required to reflect the effective address.
- After decrementing, the effective address is 3300.

offset in the instruction is decremented by offset A13, the offset in the instruction is decremented by offset A13.

If the content of register is constant - Step 3

Effective Address of the operand = Count of Register - Step 3

Then, if the instruction requires Rauto, the effective address is 3300.

12) Auto-Decrement Addressing Mode This is the case of Register Then, if the instruction requires Rauto, the effective address is 3300.

If the content of register Rauto is incremented by offset A13, the offset in the instruction is decremented by offset A13.

offset will be zero.

If memory address 3302, the word offset will be zero.

Now, if the content of Rauto is 3302 + 2 = 3304.

Then, the effective result of Rauto will be 3302.

So automatically increment is occurred.

If the instruction requires Rauto, the offset will be zero.

After fetching the offset 6B,

Example - Assume offset A13 = 2 bytes. Here,

Only 1 byte of memory is required to reflect the effective address.

Offset A13, d, offset in the instruction of offset address.


incremented by offset A13, d.

Here => After accessing offset, if the content of register is automatically

decrementing (Multi-use) - Effective Address of Caddr = Count of Register.

decrementing (Multi-use) - Effective Address of Caddr = Count of Register.

offset case of register Shaded



Example - Assume offset A13 = 2 bytes. Here,

Only 1 byte of memory is required to reflect the effective address.

Offset A13, d, offset in the instruction of offset address.

incremented by offset A13, d.

Here => After accessing offset, if the content of register is automatically

decrementing (Multi-use) - Effective Address of Caddr = Count of Register.

offset case of register Shaded


Q-3 → What do you mean by RISC? Differentiate b/w RISC & CISC.

Answer → A Reduced Instruction Set Computer is a computer which only uses simple commands that can be divided into several instructions which achieve low-level operation within a single clock cycle, as its name suggests 'Reduced Instruction Set'.

CISC	RISC
1). Emphasis on hardware	Emphasis on software.
2). Multiple instruction sizes, formats	Instruction of same size with few formats.
3). Less Registers	More registers.
4). More addressing modes	Fewer addressing modes.
5). Extensive use of microprogramming	Complexity in compiler.
6). Instruction take a varying amount of cycle time	Instruction takes one cycle time.
7). Pipelining is difficult	Pipelining is easy.

Q-4 → Explain the concept of General Register Organisation.

Answer →



## 1 Encoding of Register with selection field

Binary Code	SEL A	SEL B	SEL D
000	Input	Input	Input
001	$R_1$	$R_1$	$R_1$
010	$R_2$	$R_2$	$R_2$
011	$R_3$	$R_3$	$R_3$
100	$R_4$	$R_4$	$R_4$
101	$R_5$	$R_5$	$R_5$
110	$R_6$	$R_6$	$R_6$
111	$R_7$	$R_7$	$R_7$

→ External Input.


## Encoding of ALU Operations

Operation Select $S_3\ S_2\ S_1\ S_0\ Ci$	Operation	Function
0 0 0 0 0	$F = A$	Transfer A
0 0 0 0 1	$F = A + 1$	Increment A
0 0 0 1 0	$F = A + B$	Addition
0 0 0 1 1	$F = A + B + 1$	Addition with carry
0 0 1 0 0	$F = A + \bar{B}$	Subtract with borrow
0 0 1 0 1	$F = A + B + 1$	Subtract
0 0 1 1 0	$F = A - 1$	Decrement
0 0 1 1 1	$F = AAB$	Transfer A
0 1 0 0 0	$F = A \cdot B$	AND
0 1 0 1 0	$F = A \vee B$	OR
0 1 1 0 0	$F = A \oplus B$	XOR
1 0 0 0 0	$F = \bar{A}$	Complement
1 1 0 0 0	$F = \text{Shift}$	Shift right A to F
1 1 0 0 1	$F = \text{DReset}$	Shift left A into F

Based on SEL A & SEL B & Input, MUX will take the inputs from  $R_1$  to  $R_7$  and this will be transferred to ALU where the evaluation will be evaluated based on certain operation and then finally the result will be sent to output and Destination Register C. In destination register in this way it will receive new values which will be further evaluated by MUX & other ALU and then again sent to register L (Starting from)

Q-5 → Explain the flowchart of Booth Algorithm & Solve - 4 x 5 using Booth Algorithm.

Answer - The figure shows the flowchart of Booth Algorithm. Initially AC & Qn+1 are cleared 0 & the sequence counter SC set to the no. of bits in the multiplier. The arithmetic shift right operation. Shift A & QR to the right & leaves a sign bit unchanged.



$Q_n$  designates the least significant bit of the multiplier in register QR. An extra flip-flop  $Q_{n+1}$  is appended to QR to facilitate a double bit inspection of the multiplier.

1. Multiplier and Multiplicand are placed on the QR.. & BR register Respectively.
2. Results for this will be stored in the AC & QR registers.
3. Initially AC &  $Q_{n+1}$  register will be '0'.
4. Multiplication of a number is done in a cycle.
5. A 1-bit register  $Q_{n+1}$  is placed right of the least significant bit  $Q_n$  of the register QR.
6. In each of the cycle QR &  $Q_{n+1}$  bits will be checked.
  - i). If  $Q_n$  &  $Q_{n+1}$  are '1' or '00' then the bits of AC,  $Q_n$  &  $Q_{n+1}$  are shifted to weight by 1 bit.

$$-4 = 0100 \xrightarrow{1'} 1011 \xrightarrow{2'} 1100 \rightarrow 1100 \rightarrow 11100 \xrightarrow[7\leftarrow]{\text{Multicand}} \text{BR} \\ -5 = 0101 \xrightarrow{1'} 1010 \xrightarrow{2'} 1011 \rightarrow 11011 \xrightarrow{\text{Multicand}} \text{QR}$$

$Q_n$	$Q_{n+1}$	$BR = 11100$ $\overline{BR} + 1 = 00100$	AC	QR	$Q_{n+1}$	SC
10	Initial	00000	11011	1	101	
	Subtract BR	00100 00100				
01	ashor	00010	01101	1	100	
	ashor	00001 11100				
	ashor	11101				
10	Subtract BR	11110 00100	10011	0	010	
	ashor	00010				
11	ashor	00001	01001	1	001	
		00000	10100	1	000	

$(0000010100)_2$   
 $= 20$  Answer

Sign bit  
remain unchanged

ii). If the value is shown '01' then multiplicand (BR) is added to AC. After addition AC, QN, Qn+1 register are shifted to the right by 1 bit.

iii). If the value is shown '10' then multiplicand is subtracted ( $\overline{BR} + 1$ ) from AC. After subtraction AC, QN, Qn+1 register is shifted to right by 1-bit.

Then this procedure is checked again with each time a bit decrease in Sequence Counter (SC) until it reaches from No. of bits to '0' bit.

Finally AC & QR are kept together to form complete double its original bits, which is finally converted to decimal. Basically, Booth's Algorithm uses the concept of an arithmetic right shift in which the leftmost bit is not only shifted right by 1 bit but it also remains in the original position.