- D 08/04/2022, 9:30 AM
- 2 Exam Roll No. 2123 4757061
- 1 MCA
- 9 Sem-I/ Year-I
- (5) UPC: 223401104
- 6 Computer System Architecture


Au (16) B AT XNOR BY BG A6 AG X NOR BG 85 As AS XNORBS By Ay Output Ay XNOR By B_3 A3 AND A3 XNOR B3 output will B, be 10 11 any of bits are A2 XNOR B2 equal. not Bi output will be 1. if all A A, XNOR B, bits of both Bo


KNOR B.

loom though to a themson

numbers are

Same.





(opcode = 000 thorough 110)

Memory refrence its instruction.

In above thow chart of memory refrence instructions, control functions are indicated on top of each box.

The microoperation that are performed during time Ty, Ts, To depends on opcode value.

After decoding the instruction, there will be seven (Di where i=0.1,2,-.,6) decoded output from the operation decoder. The compensed decoder

the state To.

The sale by, 75, To

All the microperations are indicated by six different paths in the flowchart.

The Sequence counter SC is cleared to 0 with the last timing Signal in each case. This cause a transfer of control to timing Signal To to start next instruction cycle.

The tongest instruction ISZ will take seven timing signals wheres smallest instruction. STA will only take 5 timing signal.

The effective address of instruction is in AR and was placed during timing Signal T_2 when I=0 or during T_3 when I=1.

Execution of instruction starts with timing Signal Ty.

Symbol	Operation Decodes	Symbolic Description
AND	Do	AC ← AC ∧ M[AR]
ADD	D. D.	AC - AC + MEARJ, E - Cout
LDA	D ₂	AC -M[AR]
STA	D 3	MCARJ - AC
BUN	Dy	PC-AR
BSA	D ₅	MEAR] <pc, pc="AR+1</td"></pc,>
ISZ	06	MCARJ - MCARJ +1,
	1. 4	of M[AR]+1=0 then PC ← PC+1