


- ① 08/04/2022 , 9:30 AM
- ② Exam Roll No. 21234757061
- ③ MCA
- ④ Sem-I / Year-I
- ⑤ UPC : 223401104
- ⑥ Computer System Architecture

Ans (b)




Ans 1 (A)


# Flow Chart for Memory Reference Inst.

(2/4)

## Memory - Reference Instruction







(Opcode = 000 through 110)

Memory reference is instruction.

In above flow chart of memory reference instruction, control functions are indicated on top of each box.

The microoperation that are performed during time  $T_4, T_5, T_6$  depends on opcode value.

After decoding the instruction, there will be seven ( $D_i$  where  $i=0,1,2,\dots,6$ ) decoded output from the operation decoder. ~~that will happen during~~

~~from signal  $T_4$~~

~~The microoperations that are performed during time signal  $T_4, T_5, T_6$~~

All the microoperations are indicated by six different paths in the flowchart.

The sequence counter SC is cleared to 0 with the last timing signal in each case.

This cause a transfer of control to timing signal  $T_0$  to start next instruction cycle.

The longest instruction ISZ will take seven timing signals whereas smallest instruction STA will only take 5 timing signal.

The effective address of instruction is in AR and was placed during timing signal  $T_2$  when  $I=0$  or during  $T_3$  when  $I=1$ .

Execution of instruction starts with timing signal  $T_4$ .

Symbol	Operation Decoder	Symbolic Description
AND	$D_0$	$AC \leftarrow AC \wedge M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow Count$
LDA	$D_2$	$AC \leftarrow M[AR]$
STA	$D_3$	$M[AR] \leftarrow AC$
BUN	$D_4$	$PC \leftarrow AR$
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	$M[AR] \leftarrow M[AR] + 1,$ if $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$