

- ① 08/04/2022 , 9:30 AM
- ② Exam Roll No. 21234757061
- ③ MCA
- ④ Sem-I / Year-I
- ⑤ UPC : 223401104
- ⑥ Computer System Architecture

Ans 3 (A) Complete circuit for accumulator logic





Fig. Circuits associate with AC

In above circuit, adder & logic circuit has three sets of inputs. One set of 16 input comes from output of AC. Another 16-input set comes from DR (data register). A third set comes from INPR (input register) of 8 inputs. Output of A & L circuit provide data input for register. It is necessary to include logic gates for controlling LD, INR, and CLR in register & for controlling the operation of the adder and logic circuit.

circuit for load, increment and clear logic :-



• The control function for the Clear micro-operation is γB_{11} , where $\gamma = DTIT3$ and

$$B_{11} = IR(11).$$

- The output of the AND gate that generates this control function is connected to the CLR input of register.
- Similarly, the output of gate implements the increment microoperation is connected to the INC input of register.
- The other 7 microoperations are generated in adder and logic circuit and are loaded into AC at proper time.

Ans 3 (B) (i) Micro-programmed control unit \longleftrightarrow (D) CISC Processor

(ii) Memory mapped I/O \longleftrightarrow (B) More flexible I/O program

(iii) TRAP \longleftrightarrow (C) ~~TRAP~~ Both edge & level triggered.