- D 08/04/2022, 9:30 AM
- 2 Exam Roll No. 2123 4757061
- 1 MCA
- 9 Sem-I/ Year-I
- (5) UPC: 223401104
- 6 Computer System Architecture

Au 3 (A) Completer circuit for accumulator logic

miles in the same of the same of the





Fig. circuets associate with Ac

In above circuit, adden & logic circuit how three sets of inputs. One set g lo input comes from output of AC. Another 16-input set comes from DR (deate tristor). A third set comes from INPR (input register) g 8 inputs. Output of All aircuit provide data input for register. It is necessary to include logic gates for controlling LD, IRR INR, and CLR in register & for controlling the operation of the adder and logic circuit.



- The control function for the Clear microoperation is  $\sigma B_{11}$  , where r = D71'73 and  $B_{11} = IR(II)$ .
- The output of the AND gate that generalls this control function is connected to the CLR input of orgister.
- · Similiarly, the output of gode implements the increment microoperation is connected to the INP input of register.
- in other 7 micro operations are jenerated into AC at proper time.

Au 3 (B) (i) Micro-programmed control unit (D) CISC Processor

(ii) Mersosy mapped I/O (B) More flexible I/O program

(c) TRAP (c) TRAP Both edge & level triggered.