

- D 08/04/2022, 9:30 AM
- 2 Exam Roll No. 2123 4757061
- 1 MCA
- 9 Sem-I/ Year-I
- (5) UPC: 223401104
- 6 Computer System Architecture

I have note my in groups of AL 5(B) 4-Bit combinational circuit incrementer using NAND gates.

Binary Incrementer can be made with half adden like this



And Half adden con le made with NAND gate



Scanned with CamScanner

Au B(a)

(1) 0/1/000/1/ Best care: 0/ 1/00 0/1/

This is the best case of booth' multi--plication as the chunk of consecutive I's & O's are present in multiplies.

(i) 0101010101

(11) 0110011000

Worst Best case: 01 10 00 11 00 0

(iv) 11/11 00 11/11

Worst cure: 111 10 01 111

But care: 1111 00 1111