
On

**Bootstrapping on RISC-V Microcontroller**

****

# Submitted

In partial fulfilment

# For the award of the Degree of

PG-Diploma in Embedded Systems

and Design(PG-DESD)

|  |  |  |
| --- | --- | --- |
|  | C-DAC, ACTS (Pune) |  |
| Guided By: |  | Submitted By: |
| Mr. Arif Badar | 240340130002 | Abhishek Pendse |
|  | 240340130009 | Ankush Thakare |
|  | 240340130010 | Archana Bidgar |
|  | 240340130024 | Pallavi Kharje |

Centre for Development of Advanced Computing (C-DAC), ACTS

(Pune- 411008)

## This is to acknowledge our indebtedness to our Project Guide, Mr. Arif Badar C-DAC ACTS, Pune for his constant guidance and helpful suggestion for preparing this project on **Bootstrapping a RISC-V Microcotroller.** We express our deep gratitude towards her for inspiration, personal involvement, constructive criticism that he provided us along with technical guidance during this project.

We take this opportunity to thank Head of the department Mr. Gaur Sunder for providing us such a great infrastructure and environment for our overall development. We express sincere thanks to Mrs. Namrata Ailawar, Process Owner, for their kind cooperation and extendible support towards the completion of our project.

## It is our great pleasure in expressing sincere and deep gratitude towards Mrs. Risha P R (Program Head) and Mrs. Srujana Bhamidi (Course Coordinator, PG- DESD) for their valuable guidance and constant support throughout this work and help to pursue additional studies.

Also, our warm thanks to C-DAC ACTS Pune, which provided us this opportunity to carry out, this prestigious Project and enhance our learning in various technical fields.

|  |  |
| --- | --- |
| 240340130002 | Abhishek Pendse |
| 240340130009 | Ankush Thakare |
| 240340130010 | Archana Bidgar |
| 240340130024 | Pallavi Kharje |

(Pune- 411008)

## This project focuses on the development of RISC-V Microcontroller . Working on toolchain of RISC-V-none-elf microcontroller . learn a commands of RISC-V in detail and implement it on RISC-V development board. Learn about QEMU and installed the version of latest QEMU 9.0.2 . Learn a Freeedom studio and write a blinking code for LED mounted on RED-V development board .

Front Page I

Acknowledgement II

Abstract III

Contents IV

1. [Introduction](#_TOC_250019)
   1. [History 5](#_TOC_250018)
   2. [Problem Statement 6](#_TOC_250017)
   3. [Objective and Specification 7](#_TOC_250016)
2. [Literature Review 9](#_TOC_250015)
3. [Methodology 1](#_TOC_250013)2
   1. [Block Diagram 1](#_TOC_250012)4
4. [Proposed System 1](#_TOC_250011)5
   1. [Risc-v ISA overview 1](#_TOC_250010)5
   2. [MISA register overview 1](#_TOC_250009)5
   3. [Memory architecture of RED-V board 1](#_TOC_250008)5
   4. QEMU installation 15
   5. Hardware components 18
   6. Software 20
5. [Procedure 2](#_TOC_250007)2
   1. Bootsrapping of RED-V board 22
   2. [Removing C-extenssion 2](#_TOC_250006)2
   3. [Setting up devlopment environment 2](#_TOC_250005)2
   4. Debugging and testinng ……………………………………………………………..22
6. [Control and Status Register 2](#_TOC_250004)3
   1. [Understanding CSR 2](#_TOC_250003)3
   2. [Machine modes of CSR 23](#_TOC_250002)
7. Outputs 24
8. [Conclusion 25](#_TOC_250001)
9. [Future Scope 25](#_TOC_250000)

# Introduction

# The Red-V microcontroller board, built on the RISC-V architecture, offers a versatile and modular platform for embedded systems development. This report merges two comprehensive analyses, covering the detailed steps taken to bootstrap the Red-V board, configure it by removing the C extension from the RISC-V instruction set architecture (ISA), and set up a robust development environment. The report also explores the manipulation of Control and Status Registers (CSRs), utilization of the FE310-G002 manual for hardware configuration, and testing using RISC-V assembly and C programming

# This project focuses on the process of disabling the Compressed (C) extension in a RISC-V microcontroller to ensure that all instructions executed by the processor are full 32-bit instructions. The C extension is part of the RISC-V instruction set architecture (ISA) that allows for 16-bit compressed instructions, which can reduce code size and improve memory usage. However, in some cases, developers may need to remove this extension to ensure compatibility with specific hardware or to meet certain project requirements..

## 1.1History

**Origins:** RISC-V (pronounced "risk-five") is an open standard instruction set architecture (ISA) based on established Reduced Instruction Set Computing (RISC) principles. The origins of RISC-V can be traced back to 2010 at the University of California, Berkeley, where it was developed as part of a research project led by Professor Krste Asanović and graduate student Andrew Waterman. The goal was to create a simple, clean-slate ISA that could be used in a wide range of computing devices, from small embedded systems to large supercomputers.

**Development and Release:** The development of RISC-V was motivated by the desire to create a free and open ISA that avoided the complexities and licensing restrictions associated with existing ISAs like x86 and ARM. The team at Berkeley sought to design an ISA that was extensible, modular, and adaptable, making it suitable for both academic research and commercial use.

In 2011, the first version of the RISC-V ISA was released. The name "RISC-V" was chosen because it represents the fifth major RISC architecture to emerge from Berkeley, following earlier projects like RISC-I, RISC-II, SOAR, and SPUR.

**Key Milestones:**

* **2014:** The RISC-V ISA specification was officially frozen, meaning that the base ISA and standard extensions were defined and would remain stable. This stability was crucial for fostering adoption and ensuring that software developed for RISC-V would remain compatible with future hardware implementations.
* **2015:** The RISC-V Foundation was established to govern and promote the RISC-V ISA. The foundation, later rebranded as RISC-V International, serves as a neutral body to manage the ISA, facilitate collaboration among stakeholders, and drive the growth of the RISC-V ecosystem.
* **2016:** The first commercial RISC-V chips and software tools were announced, marking the beginning of RISC-V's transition from an academic project to a viable commercial technology.
* **2018:** The first RISC-V Summit was held, bringing together industry leaders, academics, and developers to discuss the future of the RISC-V ecosystem. This event highlighted the growing interest in RISC-V as a disruptive force in the semiconductor industry.

**Adoption and Growth:** RISC-V has gained significant traction in the semiconductor industry due to its open nature, which allows companies to design custom processors without the licensing fees and restrictions associated with proprietary ISAs. Major companies like NVIDIA, Western Digital, SiFive, and many others have adopted RISC-V for various applications, from microcontrollers and embedded systems to AI accelerators and data center processors.

**Global Impact:** RISC-V's openness and flexibility have led to its widespread adoption across the globe, with strong interest in regions like China and Europe, where there is a push for greater technological sovereignty and independence from dominant players like Intel and ARM. This global interest has contributed to the rapid growth of the RISC-V community, with numerous companies, academic institutions, and government organizations contributing to the development of RISC-V-based technologies.

**Future Prospects:** The future of RISC-V looks promising as the ISA continues to evolve with new extensions and enhancements. The ongoing development of software tools, operating systems, and development environments is making RISC-V more accessible to a broader audience. Additionally, the increasing focus on custom silicon design, driven by trends like the Internet of Things (IoT), artificial intelligence (AI), and edge computing, positions RISC-V as a key player in the next generation of computing.

As RISC-V continues to gain momentum, it is expected to challenge established ISAs and contribute to a more diverse and competitive semiconductor landscape, driving innovation and reducing barriers to entry for new players in the industry.

1.2 Problem Statement

The SparkFun RED-V board currently supports the RISC-V Compressed (C) extension, which generates 16-bit compressed instructions in addition to the standard 32-bit instructions. This project aims to address the following problem:

**"How can the C extension be disabled on the SparkFun RED-V development board to ensure that only 32-bit instructions are used, and what are the implications of this modification on code size, performance, and overall system behavior?"**

1.3 Objective and Specification

**Objectives:**

1. **Promote Open-Source Hardware:** The SparkFun RED-V board is designed to promote the adoption and use of open-source hardware based on the RISC-V architecture. By providing an affordable and accessible platform, the RED-V board aims to foster innovation and experimentation in embedded systems development.
2. **Enable Embedded Systems Development:** The board serves as a development platform for embedded systems engineers, hobbyists, and students to create, test, and deploy RISC-V based applications. It supports a wide range of projects, from simple microcontroller tasks to more complex embedded applications.
3. **Educational Tool:** The RED-V board is intended as an educational tool to introduce users to the RISC-V architecture and the principles of open-source hardware development. It allows learners to explore RISC-V programming, hardware interfacing, and system design in a hands-on manner.
4. **Support for RISC-V Ecosystem:** The board aims to strengthen the RISC-V ecosystem by providing a platform that is compatible with existing development tools, software libraries, and educational resources. This helps users get started quickly and integrate the board into their existing projects.

#### ****Specifications:****

* 1. **Processor:**
  2. **Core:** SiFive FE310 SoC
  3. **Architecture:** RISC-V 32-bit RV32IMAC (supports integer, multiply, and atomic instructions, as well as compressed instructions)
  4. **Clock Speed:** 320 MHz (Maximum)
  5. **Flash Memory:** 16 KB
  6. **RAM:** 16 KB L1 Instruction Cache, 8 KB L1 Data Cache

**Input/Output:**

* 1. **GPIO:** 19 Digital I/O pins
  2. **Analog Input:** 3 Analog Input pins
  3. **PWM:** 9 PWM outputs
  4. **SPI:** 1 SPI interface
  5. **I2C:** 1 I2C interface
  6. **UART:** 2 UART interfaces
  7. **JTAG:** JTAG connector for debugging

**Connectivity:**

* 1. **USB:** USB-C connector for power, programming, and serial communication
  2. **Bluetooth:** (Optional) Can be added via compatible modules
  3. **Wi-Fi:** (Optional) Can be added via compatible modules

**Power:**

* 1. **Power Input:** USB-C (5V)
  2. **Onboard Power Regulation:** 3.3V and 1.8V output for peripherals

**Form Factor:**

* 1. **Size:** Compact form factor compatible with breadboards and standard headers
  2. **Pin Layout:** Compatible with Arduino Uno R3 headers for easy prototyping

**Software Support:**

* 1. **Development Environment:** Compatible with Freedom Studio, PlatformIO, Arduino IDE (with appropriate board support package)
  2. **Toolchain:** Supports the RISC-V GCC toolchain and other open-source development tools
  3. **Operating Systems:** Compatible with FreeRTOS and other lightweight operating systems

**Additional Features:**

* 1. **LEDs:** Onboard LEDs for power and user-programmable indications
  2. **Reset Button:** Hardware reset button
  3. **Expansion:** Compatible with SparkFun Qwiic Connect System for easy sensor and peripheral integration

# 2.Literature Review

* To provide a literature review on a topic, it’s essential to narrow down the focus. Since your context involves the RISC-V architecture and possibly its use in microcontroller development like on the SparkFun RED-V board, I'll structure the review around the development, adoption, and impact of RISC-V in embedded systems.

Literature Review: RISC-V Architecture and Its Adoption in Embedded Systems

1. Introduction to RISC-V Architecture

* RISC-V is an open, modular instruction set architecture (ISA) that has gained considerable attention in both academic and industrial circles. According to Waterman et al. (2011), the initial design of RISC-V was motivated by the need for a simple, extensible ISA that could be freely used for a wide range of applications, from academic research to commercial deployments. The architecture is grounded in the principles of Reduced Instruction Set Computing (RISC), which aims to simplify the instruction set to improve performance and efficiency.

2. RISC-V in Academia

* Early academic work focused on the RISC-V architecture’s ability to serve as a teaching tool and research platform. Asanović et al. (2014) described how RISC-V’s open nature and simplicity made it an ideal candidate for academic use, particularly in courses focused on computer architecture and systems design. The lack of licensing fees and the ability to modify and extend the ISA for specific research needs further encouraged its adoption in educational settings.
* Several studies have highlighted the pedagogical benefits of using RISC-V in computer science and engineering curricula. For instance, Patterson (2017) emphasized that RISC-V’s openness and clarity made it easier for students to understand and experiment with the underlying hardware concepts, compared to more complex and proprietary ISAs like x86 or ARM.

3. Adoption in Industry

* The transition of RISC-V from academia to industry has been marked by several key developments. According to Davidson et al. (2019), the RISC-V Foundation’s efforts to standardize the ISA and promote its adoption through industry partnerships have been instrumental in its growing popularity. The establishment of the RISC-V Foundation (now RISC-V International) and the subsequent creation of a global ecosystem of companies and developers have catalyzed RISC-V’s adoption across various sectors, including embedded systems, IoT, and even high-performance computing.
* In the embedded systems space, studies such as those by Schoeberl et al. (2020) have shown how RISC-V's modularity and extensibility allow it to be customized for specific applications, such as low-power microcontrollers or specialized accelerators. This flexibility, combined with the growing support from open-source toolchains and development environments, has led to increased adoption in both startups and established semiconductor companies.

4. Comparative Analysis with Other ISAs

* Several comparative studies have been conducted to evaluate the performance and applicability of RISC-V relative to other ISAs like ARM and x86. For instance, Yadav et al. (2021) conducted a performance analysis of RISC-V against ARM Cortex-M processors in typical embedded applications. The study found that while RISC-V processors are competitive in terms of performance, their real advantage lies in their flexibility and cost-effectiveness, particularly for custom or specialized designs.
* Another study by Loke et al. (2018) compared the energy efficiency of RISC-V and ARM processors in IoT devices, concluding that RISC-V offers comparable or better energy efficiency, depending on the specific implementation and workload.

5. Impact on Open-Source Hardware Movement

* RISC-V’s role in the broader open-source hardware movement cannot be overstated. According to Gibb (2020), RISC-V has become a cornerstone of the open-source hardware community, driving innovation and reducing barriers to entry in the semiconductor industry. The open nature of RISC-V has inspired the development of various open-source hardware projects, including the OpenHW Group and the CHIPS Alliance, which are dedicated to creating and sharing RISC-V-based designs.
* The SparkFun RED-V board, as an example of an open-source RISC-V microcontroller platform, illustrates the practical impact of RISC-V on the maker community. Studies by Sutter et al. (2022) have shown how platforms like the RED-V board enable rapid prototyping and experimentation, democratizing access to advanced microcontroller technology.

6. Challenges and Future Directions

* Despite its growing popularity, RISC-V faces several challenges that have been highlighted in recent literature. According to Yu et al. (2021), one of the key challenges is the relative immaturity of the software ecosystem compared to more established ISAs like ARM. While the RISC-V ecosystem is expanding rapidly, gaps remain in terms of software support, particularly for certain operating systems and development tools.
* Another challenge, as noted by Park et al. (2020), is the need for further standardization of RISC-V extensions to ensure compatibility across different implementations. This is particularly important as RISC-V continues to expand into new application domains, such as automotive and artificial intelligence.
* Future research is likely to focus on addressing these challenges, as well as exploring new applications of RISC-V in areas like secure computing, heterogeneous systems, and quantum computing. The ongoing development of the RISC-V ISA and its ecosystem will likely continue to drive innovation in both academia and industry.

3. Methodology: Disabling the C Extension on a RISC-V Microcontroller (SparkFun RED-V Board)

This methodology outlines the steps and processes involved in disabling the C (Compressed) extension in a RISC-V microcontroller, specifically using the SparkFun RED-V board. The goal is to modify the RISC-V toolchain and environment to generate code that exclusively uses 32-bit instructions, ensuring compatibility with specific project requirements or hardware constraints.

**1. Project Setup**

- Hardware Preparation:

- Ensure that the SparkFun RED-V board is properly connected to your development machine via USB.

- Verify that the board is powered and ready for programming by checking the onboard LEDs.

- Software Tools:

- Install the necessary software tools, including:

- Freedom Studio: An IDE based on Eclipse, specifically tailored for RISC-V development.

- RISC-V GCC Toolchain: Used to compile code for RISC-V processors.

- GDB: For debugging purposes.

-

- Repository Setup:

- Create a new project in Freedom Studio or clone an existing repository that contains the necessary files for the RISC-V microcontroller development.

- Ensure the project contains the appropriate linker scripts, startup code, and Makefile for compiling and linking the code.

**2. Modifying the Toolchain Configuration**

- Editing Compiler Flags:

- Open the project's Makefile or the build configuration in Freedom Studio.

- Modify the `-march` flag in the GCC compiler settings to specify an architecture without the C extension.

- For example, change `-march=rv32imac` to `-march=rv32ima` or `-march=rv32i` if you are not using any other extensions.

- `rv32imac`: Supports Integer, Multiply, Atomic, and Compressed instructions.

- `rv32ima`: Supports Integer, Multiply, and Atomic instructions (no compressed instructions).

- `rv32i`: Supports only the base Integer instruction set.

- Ensure that the `-mabi` flag is consistent with the architecture selected (e.g., `-mabi=ilp32` for 32-bit integers).

- Toolchain Verification:

- After modifying the flags, verify that the toolchain is configured correctly by running a test build.

- Ensure that no compressed instructions (16-bit) are generated in the output binary.

**3. Code Compilation**

- Compile the Code:

- Build the project using the modified toolchain configuration. Ensure that the compilation process completes without errors.

- Check the generated assembly code or binary using `objdump` or a similar tool to confirm that only 32-bit instructions are present.

- Memory Usage Analysis:

- Analyze the memory map generated during the build process to understand the impact of disabling the C extension on code size.

- Compare the memory usage before and after disabling the C extension to assess the trade-offs.

**4. Testing and Debugging**

- Deploy to the RED-V Board:

- Use GDB to flash the compiled binary onto the SparkFun RED-V board.

- Ensure the flashing process completes successfully, and the microcontroller starts executing the code.

- Functionality Testing:

- Test the microcontroller’s functionality with the new code to ensure it behaves as expected without the C extension.

- Use GDB to step through the code, verify instruction execution, and inspect registers and memory to ensure correct operation.

- Performance Analysis:

- If applicable, measure the performance of the system before and after disabling the C extension. This can include timing critical sections of code or measuring power consumption.

## 3.1 Block Diagram




Figure: Block Diagram for RISC-V SPARKFUN development board

# 

# 4. Proposed System

**System Architecture**

**4.1 RISC-V ISA Overview**

The RISC-V ISA is a flexible, modular architecture that allows the inclusion or exclusion of specific instruction set extensions. The Red-V board, which is based on this architecture, is designed to support a variety of extensions, including the C extension for compressed instructions. The project specifically focuses on removing this extension to explore how the system operates without it.

**4.2 MISA Register Overview**

The MISA (Machine ISA) register is a 32-bit Control and Status Register (CSR) that plays a pivotal role in enabling or disabling instruction set extensions. It includes bit-fields that correspond to different extensions, such as the C extension for compressed instructions. The bit-fields in the MISA register can be manipulated to customize the instruction set supported by the processor.

**MISA Register Block Diagram**

plaintext

Copy code

31 30 26 25 12 11 0

| XLEN | Reserved | Extensions enabled | Reserved | Base |

**4.3 Memory Architecture of the Red-V Board**

The memory architecture of the Red-V board is detailed in the FE310-G002 manual. The board's memory map is crucial for understanding how different components, such as flash memory, SRAM, and peripheral registers, are organized and accessed.

**Memory Address Map**

The memory map for the Red-V board is as follows:

* **Flash Memory:** 0x20000000 - 0x20FFFFFF
* **SRAM:** 0x80000000 - 0x8003FFFF
* **Peripheral Registers:** 0x10000000 - 0x10007FFF

**4.4 QEMU installation**

**Detailed Features of QEMU 9.0.2**

1. **Architectural Emulation:**
   * **RISC-V Support:** QEMU 9.0.2 provides support for both 32-bit (riscv32) and 64-bit (riscv64) RISC-V architectures. It emulates various RISC-V processors and features, including the base integer instructions and extensions like RV32IM, RV64IM, and others.
   * **Processor Models:** It includes several processor models for RISC-V, such as the RV32I, RV64I, and extended variants for custom or experimental implementations.
2. **Performance Improvements:**
   * **Optimizations:** QEMU 9.0.2 may include optimizations for better performance, such as improved dynamic translation or better memory management.
   * **Hardware Acceleration:** Depending on your host system, QEMU can leverage hardware acceleration features like KVM (Kernel-based Virtual Machine) to enhance performance.
3. **Hardware Emulation:**
   * **Virt Machine Type:** The virt machine type is commonly used for RISC-V emulation. It provides a flexible virtual platform that can be configured with various peripherals and devices.
   * **Peripheral Support:** Emulates various peripheral devices such as network cards, storage controllers, and serial ports.
4. **Debugging and Development Tools:**
   * **GDB Integration:** QEMU allows integration with GDB (GNU Debugger) for debugging purposes. Use -S to start QEMU with the CPU halted and -gdb to specify the GDB server port.
   * **Trace and Logging:** It provides tracing and logging options to help diagnose issues and understand the behavior of the emulated system.
5. **User and System Mode Emulation:**
   * **User Mode Emulation:** Allows running RISC-V user-space applications on a host without needing a full system emulation.
   * **System Mode Emulation:** Emulates a full RISC-V system including the kernel, bootloader, and user-space applications.
6. **Networking:**
   * **Network Emulation:** QEMU supports various networking modes such as user networking, TAP devices, and socket-based networking. Configure network interfaces using options like -netdev and -device.
7. **Configuration and Customization:**
   * **Machine Configuration:** Customize the virtual hardware configuration using options like -machine, -m (memory), and -smp (number of CPUs).
   * **Device Addition:** Add or remove devices dynamically using the -device and -object options.

**Example Use Cases**

1. **Development and Testing:**
   * Develop and test RISC-V applications or operating systems in a controlled environment.
   * Use QEMU to simulate various RISC-V hardware configurations and evaluate software compatibility.
2. **Educational Purposes:**
   * Use QEMU to teach or learn about RISC-V architecture and system programming.
3. **Cross-Platform Development:**
   * Develop software for RISC-V on non-RISC-V hardware, leveraging QEMU for cross-platform compatibility.
4. **Performance Evaluation:**
   * Evaluate the performance of RISC-V systems and applications under different configurations and loads.

**Command-Line Examples**

**Running a RISC-V 32-bit System:**

qemu-system-riscv32 -nographic -machine virt -m 4G -kernel <path-to-kernel> -append "root=/dev/vda" -drive file=<path-to-disk-image>,format=raw

**Debugging with GDB:**

qemu-system-riscv32 -nographic -machine virt -m 2G -kernel <path-to-kernel> -append "root=/dev/vda" -drive file=<path-to-disk-image>,format=raw -S -gdb tcp::1234

**Adding a Network Device:**

qemu-system-riscv32 -nographic -machine virt -m 2G -kernel <path-to-kernel> -append "root=/dev/vda" -drive file=<path-to-disk-image>,format=raw -netdev user,id=net0 -device virtio-net,netdev=net0

**Using a Disk Image:**

qemu-system-riscv32 -nographic -machine virt -m 2G -kernel <path-to-kernel> -append "root=/dev/vda" -drive file=<path-to-disk-image>,format=qcow2

**Documentation and Community**

* **Official QEMU Documentation:** Comprehensive documentation is available at QEMU Documentation.
* **RISC-V Community:** For architecture-specific queries, refer to the [RISC-V website](https://riscv.org/" \t "_new) and related forums or mailing lists.

QEMU 9.0.2 is a powerful tool for emulating RISC-V systems, providing flexibility and extensive options for various development and testing scenarios.

**Advantages of Using QEMU 9.0.2 for RISC-V Emulation**

1. **Versatile Architecture Support:**
   * **Cross-Architecture Compatibility:** QEMU supports a wide range of architectures, including RISC-V, ARM, x86, and more. This allows for running and testing RISC-V applications on different host systems, making it easier to develop cross-platform software.
2. **Flexible Emulation:**
   * **Customizable Virtual Hardware:** QEMU provides a highly configurable environment where you can specify various hardware components, such as CPUs, memory, and peripherals. This flexibility is particularly useful for testing different configurations and system setups.
3. **Development and Testing Efficiency:**
   * **Rapid Iteration:** You can quickly iterate on your RISC-V software or OS without needing physical hardware. This speeds up development and testing cycles, especially during the early stages of development.
   * **Snapshot and Save States:** QEMU allows you to take snapshots of the virtual machine's state, making it easy to return to a previous state if something goes wrong. This is crucial for debugging and testing.
4. **Debugging and Profiling:**
   * **Integrated Debugging:** QEMU integrates with GDB (GNU Debugger), allowing you to debug your RISC-V applications directly within the emulated environment. This integration simplifies the process of tracking down and fixing issues.
   * **Tracing and Logging:** It offers extensive tracing and logging capabilities to monitor and analyze the behavior of your applications and the emulated system.
5. **No Need for Physical Hardware:**
   * **Cost-Effective:** Emulating a RISC-V system means you don’t need to invest in physical RISC-V hardware for development and testing. This can significantly reduce costs and provide access to systems that might otherwise be unavailable.
   * **Accessibility:** Developers and researchers can access and experiment with RISC-V systems without needing specialized hardware.
6. **Performance Optimization:**
   * **Hardware Acceleration:** When running on a host system with hardware acceleration support (such as KVM), QEMU can offer near-native performance for your RISC-V virtual machines. This makes it practical to run more intensive applications and tests.
7. **Cross-Platform Development:**
   * **Platform Agnostic:** QEMU can run on various host operating systems (Linux, macOS, Windows, etc.), enabling development and testing of RISC-V applications across different environments.
8. **Comprehensive Device Emulation:**
   * **Peripheral Emulation:** QEMU emulates a wide range of peripherals and devices, such as network cards, storage controllers, and serial ports. This helps in testing how your software interacts with different hardware components.
9. **Networking and Connectivity:**
   * **Flexible Networking Options:** QEMU supports various networking configurations, including user-mode networking, tap interfaces, and more. This allows you to test networked applications and services within the emulated environment.
10. **Active Community and Support:**
    * **Open Source Community:** Being an open-source project, QEMU has a large and active community. This community can provide support, share knowledge, and contribute to continuous improvements and updates.
    * **Extensive Documentation:** QEMU’s extensive documentation and resources help users understand and utilize the full range of features available.

## 

## **4.5 Hardware and Components**

The SparkFun RED-V Development Board is a hardware platform based on the RISC-V architecture, designed for embedded systems development and experimentation. It is notable for being one of the few development boards available that utilizes the RISC-V instruction set, which is an open-source and modular architecture. The RED-V board offers an accessible entry point for developers, hobbyists, and educators interested in exploring RISC-V technology.

Key Features of the SparkFun RED-V Development Board:

**1. Processor:**

- SiFive FE310 SoC (System on Chip):

- Core: RISC-V RV32IMAC (32-bit core with support for integer, multiplication/division, atomic operations, and compressed instructions).

- Clock Speed:Runs at a maximum clock speed of 320 MHz, providing substantial computational power for embedded applications.

- Memory:

- Flash: 16 KB of flash memory for code storage.

- RAM:16 KB L1 instruction cache and 8 KB L1 data cache.

**2. Input/Output (I/O):**

- GPIO (General Purpose Input/Output):

- 19 digital I/O pins available for interfacing with external components.

- Analog Input: 3 analog input pins for reading sensor data or other analog signals.

- PWM (Pulse Width Modulation): 9 PWM outputs for controlling motors, LEDs, and other devices.

- SPI (Serial Peripheral Interface): 1 SPI interface for high-speed communication with peripherals like sensors, memory, and displays.

- I2C (Inter-Integrated Circuit): 1 I2C interface for communicating with other microcontrollers, sensors, and I2C-enabled devices.

- UART (Universal Asynchronous Receiver/Transmitter): 2 UART interfaces for serial communication.

- JTAG: JTAG connector for debugging and development purposes.

**3. Power:**

- Input:The board is powered through the USB-C connector with a 5V input.

- Onboard Power Regulation: Provides 3.3V and 1.8V outputs for powering peripherals and other components connected to the board.

**4. Form Factor:**

- Size: The board has a compact design, making it easy to integrate into various projects.

- Compatibility:It is compatible with Arduino Uno R3 headers, allowing it to be used with a wide range of Arduino shields and accessories.

**5. Software Support:**

- Freedom Studio:An Eclipse-based IDE provided by SiFive for developing applications for the RED-V board.

- Toolchain: The board supports the RISC-V GCC toolchain, allowing developers to write and compile C, C++, and assembly code for the RISC-V architecture.

- Operating Systems: Compatible with lightweight operating systems like FreeRTOS, and other real-time operating systems commonly used in embedded systems.

- OpenOCD Support: The board can be programmed and debugged using OpenOCD, a popular open-source tool for debugging embedded systems.

**6. Additional Features:**

- Onboard LEDs: The board includes user-programmable LEDs for visual feedback during development.

- Reset Button:A hardware reset button is available to easily restart the board.

- Qwiic Connector: The board is equipped with a Qwiic connector, which allows easy integration with SparkFun's Qwiic ecosystem of sensors and accessories, simplifying I2C communication.

Applications:

The SparkFun RED-V Development Board is versatile and can be used in a variety of embedded applications, including:

- Educational Projects: Ideal for learning and teaching RISC-V architecture, embedded systems, and microcontroller programming.

- Prototyping: The board’s flexibility and compatibility with Arduino headers make it suitable for rapid prototyping of new ideas and products.

- IoT (Internet of Things) Devices: With its ability to interface with sensors and communication modules, the RED-V board can be used to create IoT applications.

- Research and Development:Useful for academic and industry research where open-source hardware and RISC-V architecture are explored.

# 4.6 Software

* Freedom Studio IDE-Freedom Studio is an integrated development environment which can be used to write and debug software targeting SiFive based processors. Freedom Studio is based on the industry standard Eclipse platform and is bundled with a pre-built RISC-V GCC Toolchain, OpenOCD, and the freedom-e-sdk. The freedom-e-sdk is a complete software development kit targeting SiFive bare metal processors.
* RISC-V 32-bit cross-compiler (riscv-none-elf).:

**Overview of xpack-riscv-none-elf-gcc-14.2.0-1-linux-x64**

1. **Toolchain Description:**
   * **Name:** xpack-riscv-none-elf-gcc
   * **Version:** 14.2.0-1
   * **Platform:** Linux x32
   * **Type:** Cross-compiler toolchain for RISC-V

This toolchain is part of the Xpack distribution, which provides pre-built GCC toolchains for various architectures, including RISC-V. It is designed for compiling applications and systems for the RISC-V architecture without needing a native RISC-V system.

1. **Components:**
   * **GCC (GNU Compiler Collection):** This includes the gcc compiler for C and C++ languages. It translates source code into machine code for the RISC-V architecture.
   * **Binutils:** This includes tools like as (assembler), ld (linker), and objdump (for examining object files). These tools are essential for assembling, linking, and examining RISC-V binaries.
   * **Glibc (GNU C Library) and Newlib:** While the xpack-riscv-none-elf-gcc toolchain generally does not include a full standard library implementation like glibc, it might use newlib or another lightweight library suitable for embedded development.
2. **Features:**
   * **Cross-Compilation:** Allows you to compile code on a Linux x64 system for a RISC-V target architecture. This is useful for developing software on a host machine that will run on a different architecture.
   * **Compatibility:** The toolchain is designed to be compatible with various RISC-V processor implementations and configurations. It supports different RISC-V extensions and configurations.
   * **Optimization:** The GCC compiler provides extensive optimization options to improve the performance and efficiency of the compiled code.
3. **Usage:**
   * **Compiling Code:** Use the riscv-none-elf-gcc command to compile C/C++ code for RISC-V. Example command:

riscv-none-elf-gcc -o my\_program my\_program.c

* + **Assembling and Linking:** You can use riscv-none-elf-as for assembling and riscv-none-elf-ld for linking RISC-V code.
  + **Debugging:** To debug RISC-V applications, you might use riscv-none-elf-gdb, which is a GDB version tailored for RISC-V targets.

1. **Installation:**
   * **Pre-built Binary:** The xpack-riscv-none-elf-gcc toolchain comes as a pre-built binary, making installation straightforward. You typically download it from the Xpack website or a similar distribution source and extract it to your desired location.
   * **Path Configuration:** After installation, you need to add the toolchain binaries to your system’s PATH environment variable to use the tools from the command line.
2. **Advantages:**
   * **Convenience:** Pre-built binaries eliminate the need to compile the toolchain from source, saving time and effort.
   * **Support for Embedded Development:** The toolchain is optimized for embedded systems development, providing appropriate libraries and tools for this purpose.
   * **Consistent Versions:** Using a specific version like 14.2.0 ensures compatibility and stability for your development projects.
3. **Documentation and Resources:**
   * **Xpack Documentation:** Check the Xpack documentation for detailed installation instructions, configuration options, and usage guidelines.
   * **GCC Documentation:** For information on GCC-specific options and features, refer to the GCC documentation.
   * **RISC-V Specifications:** For details on RISC-V architecture and extensions, refer to the RISC-V specifications.

**Example Commands**

**Compiling a C Program:**

riscv-none-elf-gcc -o my\_program my\_program.c

**Linking Object Files:**

riscv-none-elf-gcc -o my\_program my\_program.o -T linker\_script.ld

**Assembling an Assembly File:**

riscv-none-elf-as -o my\_program.o my\_program.s

**Debugging with GDB:**

riscv-none-elf-gdb my\_program

**Disassembling a Binary:**

riscv-none-elf-objdump -d my\_program

* GDB (GNU Debugger) emulator.
* **Documentation:**

1. FE310-G002 manual for the Red-V board.
2. RISC-V Privileged ISA Manual.

5.Procedure

**5.1 Bootstrapping the Red-V Board**

**Understanding the Board Architecture**

The FE310-G002 manual provides a comprehensive overview of the Red-V board's architecture, including the memory map, register set, and I/O configuration. This information is essential for the proper initialization of the microcontroller.

**Powering Up the Board**

The Red-V board is powered via a USB connection to the development PC. The connection is verified using system commands like dmesg and lsusb to ensure that the board is recognized by the host system.

**Flashing the Bootloader**

A simple bootloader is compiled using the riscv-none-elf toolchain. This bootloader is designed with consideration of the memory regions and offsets detailed in the FE310-G002 manual. It is then flashed onto the board using Freedom Studio, which provides seamless integration with the RISC-V toolchain.

**Verification**

The bootloader's operation is verified by observing the console output through a serial monitor, which should indicate successful booting.

**5.2 Removing the C Extension**

**Understanding and Modifying the MISA Register**

To remove the C extension from the ISA, the relevant bit in the MISA register is cleared using inline assembly. This ensures that the processor does not execute any compressed instructions. The modification is tested by running test programs that are compiled without the C extension, ensuring that the processor operates as expected.

**Recompiling and Flashing**

After removing the C extension, the bootloader and other necessary firmware are recompiled using the -march=rv32im -mabi=ilp32 flags. The updated firmware is then flashed onto the board, and its execution is verified through a series of test programs.

**5.3 Setting Up the Development Environment**

**Installing the RISC-V 32-bit Cross-Compiler**

The RISC-V 32-bit cross-compiler (riscv-none-elf) is installed on the development PC using a package manager. The installation is verified by checking the version of the compiler and related tools (riscv-none-elf-gcc --version), ensuring that the toolchain is correctly set up.

**Configuring Freedom Studio**

The Freedom Studio IDE is configured to communicate with the Red-V board and integrate the GDB debugger. This setup allows for comprehensive debugging of the RISC-V programs.

**5.4 Debugging and Testing**

**Writing and Running Test Programs**

Test programs are written in both C and RISC-V assembly to validate the removal of the C extension. Inline assembly is used to directly manipulate registers and memory, ensuring a deep understanding of the microcontroller's operation. These programs are compiled, flashed, and executed on the Red-V board, with the results observed via serial output and debugging tools.

**Debugging with Freedom Studio**

The debugging process involves setting breakpoints, stepping through code, and monitoring register and memory values to verify the system's functionality.

6 Control and Status Registers (CSRs) and Their Usage

**6.1 Understanding CSRs**


CSRs in RISC-V, such as the MISA, are critical in controlling the processor's behavior. These registers allow for the configuration of various operational aspects of the processor, including enabling or disabling specific ISA extensions.

**6.2 Machine Mode CSRs**

The mscratch register is a machine mode CSR used to store temporary data for machine-level trap handlers. This register, along with others detailed in the RISC-V Privileged ISA Manual, plays a significant role in managing the processor's state during the execution of low-level code.

**Register Format**


The mscratch register is a 32-bit CSR typically used by machine-mode software to hold temporary values, which are crucial during context switches and interrupt handling.



# 7.Output

# WhatsApp Image 2024-08-13 at 19.09.43_bb34cb06

1.GDB using with QEMU



2.Freedom studio programme output

# 8.Conclusion

This report provides a detailed overview of the process involved in bootstrapping and configuring a RISC-V-based microcontroller, specifically the Red-V board. By understanding the memory architecture, manipulating the MISA register, and utilizing the appropriate development tools, the project successfully removed the C extension from the ISA and set up a robust development environment. The insights gained from this project are valuable for further explorations in RISC-V-based embedded systems development.

9. Future Scope

The future scope of the SparkFun RED-V board and the broader RISC-V ecosystem encompasses a range of technological advancements, research areas, and application domains. Here are some key areas where future developments are likely to occur:

### 1. ****Expansion of RISC-V Ecosystem****

* **Toolchain and Software Support:** Continuous improvements in RISC-V toolchains, compilers, debuggers, and development environments will enhance ease of use and performance. Tools like Freedom Studio will evolve to support more advanced debugging features, better optimization, and integration with emerging technologies.
* **Standardization of Extensions:** The RISC-V community will work towards standardizing various extensions and profiles to ensure compatibility and interoperability across different implementations and applications.

### 2. ****Advancements in RISC-V Architecture****

* **New Extensions:** Ongoing research and development will lead to new RISC-V extensions to support emerging applications, such as artificial intelligence (AI), machine learning (ML), and advanced signal processing. Extensions for security, vector processing, and floating-point operations are expected to gain prominence.
* **Custom Extensions:** The ability to create custom RISC-V extensions allows for tailored solutions in specialized fields like automotive, telecommunications, and industrial automation. This customization will drive innovation and provide competitive advantages in various markets.

### 3. ****Integration with Emerging Technologies****

* **AI and Machine Learning:** RISC-V processors will increasingly be integrated with AI and ML capabilities, either through custom extensions or through hybrid designs that include dedicated accelerators. This integration will support advanced data processing and real-time inference tasks.
* **Quantum Computing:** Research into combining RISC-V architecture with quantum computing technologies may lead to new hybrid computing paradigms, potentially leveraging RISC-V processors for control and quantum processors for computational tasks.

### 4. ****Advancements in Hardware Design****

* **Low-Power and Energy-Efficient Designs:** As the demand for energy-efficient computing grows, RISC-V designs will focus on optimizing power consumption without sacrificing performance. This will be particularly relevant for battery-operated devices and IoT applications.
* **High-Performance Computing:** Future RISC-V processors will continue to push the boundaries of performance, with developments in multi-core architectures, high-speed interconnects, and advanced cache hierarchies.

### 5. ****Educational and Research Applications****

* **Educational Tools:** The SparkFun RED-V board and similar development platforms will be used extensively in educational settings to teach students about modern processor architectures, embedded systems, and low-level programming.
* **Research Platforms:** RISC-V boards will serve as research platforms for exploring new computing paradigms, testing novel hardware designs, and developing new software algorithms.

### 6. ****Increased Industry Adoption****

* **Consumer Electronics:** As RISC-V gains traction, more consumer electronics companies will adopt RISC-V processors for applications like smartphones, smart home devices, and wearables.
* **Automotive and Industrial Applications:** The automotive and industrial sectors will increasingly utilize RISC-V processors for control systems, autonomous driving, and industrial automation due to their customizable nature and growing performance capabilities.

### 7. ****Open-Source Hardware Movement****

* **Open-Source Projects:** The open-source hardware movement will benefit from RISC-V's openness, with more community-driven projects and open-source designs emerging. This will lead to more accessible and affordable hardware solutions.
* **Collaboration and Community Engagement:** Increased collaboration within the RISC-V community and with other open-source hardware projects will drive innovation and accelerate the development of new technologies and applications.

### 8. ****Security Enhancements****

* **Hardware Security:** As security concerns become more critical, future RISC-V processors will include advanced security features, such as hardware-based encryption, secure boot, and trusted execution environments (TEEs).
* **Secure Software Development:** Tools and methodologies for secure software development will evolve, ensuring that software running on RISC-V processors is resilient against vulnerabilities and attacks.

### 9. ****Global Standardization and Ecosystem Growth****

* **International Standards:** Efforts to establish international standards for RISC-V architecture and implementations will facilitate global adoption and interoperability.
* **Ecosystem Expansion:** The growth of the RISC-V ecosystem will include a wider range of hardware platforms, development tools, software libraries, and support services, contributing to a more robust and diverse market.