

# Load Balanced Parallel QR Decomposition\*

Jeff Boleng

Dept of Computer Science  
U.S. Air Force Academy  
Colorado Springs, CO 80840  
Ph. (719)-333-3131  
bolengjl.dfcs@usafa.af.mil

Manavendra Misra

Dept of Math and Computer Sciences  
Colorado School of Mines  
Golden, CO 80401  
Ph. (303)-273-3873  
mmisra@mines.edu

## Abstract

This paper introduces a new parallel QR decomposition algorithm. The novel load balancing method described here considers total computational work as opposed to just balancing Givens rotations. This results in expected efficiencies which approach optimal as problem size grows relative to number of processors. The hybrid nature of the algorithm, which maximizes computation between communication and synchronization, indicates potential for good performance on distributed memory machines and networks of workstations. Implementation results on shared memory and distributed shared memory architectures show promise and track expected performance well up to 12 processors.

## 1 Introduction

The problem of solving dense systems of linear equations on parallel computers has been widely studied. Research efforts often treat the problem with theoretical rigor but do not usually implement the algorithms because real machines which meet the requirements and assumptions of the derivation rarely or never exist. Practitioners have taken these studies, added their own analysis and creativity, and adapted them to produce realistic algorithms which can be implemented on parallel computers of the day. This process creates two general classes of algorithms (i) those that are theoretically optimal with respect to some parameter, and (ii) those that might not be theoretically optimal but are tuned to run on a specific architecture. The problem with the second class of algorithms is that they must be extended and adapted as machine architectures evolve. A third option is the smaller class of algorithms which is beginning to gain popularity. These algorithms are designed, and rigorously tested on widely available production machines. This class of algorithms is characterized by realistic assumptions which result from considering existing architectures during algorithm design. The goal is production quality numerical techniques which are possible and cost effective to develop. Often, optimal results are achieved and measured on the target machines. This work aims to develop algorithms in this last class.

---

\*Partial support for this work was provided by the AFOSR under the MURI program, grant # F49620-96-1-0039, and the NCSA under grants TRA960029N and ASC970018N.

Method	Number of Steps
Gaussian Elimination	$\sim (2n^3/3)$
Normal Equations with Cholesky Factorization	$\sim (mn^2 + n^3/3)$
QR using Householder Reflections	$\sim (2n^2(m - n/3))$
QR using Givens Rotations	$\sim (3n^2(m - n/3))$

Table 1: Number of computational steps for common factorization methods.

This paper begins with a brief overview of the algorithms currently available for the QR factorization of a dense matrix in Section 2. Section 3 introduces a new algorithm for parallel QR factorization. Performance results from applying the algorithm to general matrices are presented in Section 4. Section 5 concludes the paper.

## 1.1 Notation and Conventions

We write the QR factorization of matrix  $A$  as

$$A = QR, \tag{1}$$

where  $A$  is  $m \times n$ ,  $Q$  is an  $m \times m$  orthogonal matrix,  $R$  is  $m \times n$  upper trapezoidal, and  $m \geq n$ . The number of processors will be denoted by  $p$ .  $A$  is assumed to be full rank;  $\text{rank}(A) = \text{rank}(R) = n$ . Additionally, all vectors  $\vec{v}$  in this work are considered to be column vectors, and therefore  $\vec{v}\vec{v}^T$  represents an outer product and results in an  $m \times m$  matrix when  $\vec{v} \in \mathbb{R}^m$ , while  $\vec{v}^T\vec{v}$  is a scalar.

Throughout this paper, the sequential complexity of QR factorization will be based on the results from (Golub & Van Loan, 1996) (see Table 1). The complexities listed in Table 1, which count the number of floating point operations performed, assume  $m = n$  for Gaussian Elimination, and  $m \geq n$  for all other cases.

All computational results in this paper assume  $A$  has full rank and  $m \geq n$ . Therefore, when  $m = n$  the system of equations  $A\vec{x} = \vec{b}$  with known  $A$  and  $\vec{b}$  has exactly one solution. When  $m > n$ , the solution is taken to be the vector  $\vec{x}$  that minimizes <sup>1</sup>

$$\|A\vec{x} - \vec{b}\|^2.$$

A general QR decomposition algorithm is:

1. Compute  $Q$  and  $R$ ,
2. Compute  $\vec{d} = Q^T\vec{b}$ ,
3. Use back substitution to solve for  $\vec{x}$  in  $R_1\vec{x} = \vec{d}$ ,
4. Compute the residual  $= \sqrt{\sum_{i=n+1}^m d_i^2}$ .

The most computationally demanding step in the algorithm is calculating  $Q$  and  $R$  (step 1), therefore this research will focus on the parallelization of this process.

---

<sup>1</sup>All vector and matrix norms will be considered the 2-norm unless specifically subscripted.

There are two primary ways to compute  $Q$  and  $R$  – Householder reflections and Givens rotations. Each of these methods has advantages and disadvantages, especially when considered in the context of a parallel QR algorithm. We begin with a description of these two techniques.

### 1.1.1 Householder Reflections

An  $n \times n$  matrix  $H$  of the form

$$H = I - \beta \vec{v} \vec{v}^T \quad (2)$$

where  $\beta = \frac{2}{\vec{v}^T \vec{v}}$  is called a Householder reflection (or matrix, or transformation). The vector  $\vec{v}$  is called a Householder vector. It is easy to verify that Householder matrices are symmetric and orthogonal (Golub & Van Loan, 1996). Householder reflections are rank-1 modifications of the identity matrix and can be used to zero selected components of a vector.

A quick presentation of the computational complexity of one Householder rotation is necessary for later use during algorithm development. Following the steps presented above, the number of operations required to compute each element are given by<sup>2</sup>:

$$\begin{aligned} \alpha &= \|\vec{x}\|_2 && \sim 2n \\ \vec{v} &= \vec{x} + \alpha \vec{e}_1 && \sim 1 \\ \beta &= \frac{1}{\alpha(x_1 + \alpha)} && \sim 3 \\ H &= I - \beta \vec{v} \vec{v}^T && \sim n. \end{aligned}$$

Notice that the complexity given for forming the Householder matrix is not that of forming an outer product ( $\vec{v} \vec{v}^T$ , normally  $O(n^2)$ ). This is because, in practice, explicitly forming  $H$  is not necessary. The formation of  $\alpha$ ,  $\vec{v}$ , and  $\beta$  is sufficient, so formation of the Householder matrix requires  $\sim (3n + 4)$  flops. Application of the Householder matrix can exploit the high degree of structure in  $H$  and can be done with a cost of ( $A \in \mathbb{R}^{m \times n}$  and  $H \in \mathbb{R}^{m \times m}$ )

$$HA = (I - \beta \vec{v} \vec{v}^T)A \sim 4mn. \quad (3)$$

Householder reflections work well for introducing large numbers of zeros using just one matrix operation. Normally, all the elements below the diagonal of an entire column of the matrix  $A$  are eliminated by one Householder reflection. This leads to the primary disadvantage of Householder matrices when used in parallel processing. One reflection affects multiple rows, and therefore Householder reflections can not be carried out in parallel in a straightforward way. Householder reflections are not disjoint when applied to an entire matrix, which is the case in traditional QR decomposition. However, there is a way to apply multiple Householder reflections to the same matrix in parallel by applying smaller reflections to blocks of the main matrix. This is the key idea behind the hybrid algorithms included in Chapters 2 and 3 and will be explored in more detail later. The alternative is  $QR$  decomposition via Givens rotations.

### 1.1.2 Givens Rotations

Givens rotations can selectively annihilate individual matrix elements, as opposed to Householder reflections which eliminate whole columns or rows as described above. One rotation

---

<sup>2</sup>For simplicity, additions, subtractions, multiplications, divisions, and square roots are all assumed to be unit time operations. The  $\sim$  symbol will be used throughout this paper to denote the approximate operation count needed to compute the value shown.

only affects two rows of the matrix; the row containing the element being zeroed, and the row being used to zero the element (pivot row). We will use the notation introduced in (Cosnard & Trystram, 1995) where  $G(i, j, k)$  is used to denote the Givens rotation that zeroes element  $A(i, k)$  by rotating rows  $i$  and  $j$  through angle  $\theta$  in the  $(i, j)$  plane. Givens matrices are rank-two corrections to the identity matrix, and can be easily shown to be orthogonal. Using Givens rotations to find  $Q$  and  $R$  is similar to the procedure used to compute Householder transforms, however, the number of Givens matrices needed is  $r = \frac{n(n-1)}{2}$ , as opposed to the number of Householder matrices needed,  $n$  when  $m > n$ , or  $n - 1$  when  $m = n$ .

Given two vectors  $\vec{u}, \vec{v} \in \Re^n$ , their Givens rotation can be depicted as (Cosnard & Trystram, 1995):

$$\begin{bmatrix} c & s \\ -s & c \end{bmatrix} \begin{bmatrix} u_1 & u_2 & \dots & u_n \\ v_1 & v_2 & \dots & v_n \end{bmatrix} = \begin{bmatrix} u'_1 & u'_2 & \dots & u'_n \\ 0 & v'_2 & \dots & v'_n \end{bmatrix}$$

where  $c$  and  $s$  are calculated as described in (Sameh & Kuck, 1978), and  $\vec{u}'$  and  $\vec{v}'$  are calculated by

$$\begin{aligned} u'_i &= cu_i + sv_i & 1 \leq i \leq n \\ v'_i &= -su_i + cv_i & 1 \leq i \leq n. \end{aligned}$$

The number of individual operations to zero element  $\vec{v}_1$  by combining  $\vec{u}$  and  $\vec{v}$  using a Givens rotation is shown in the following table:

	$+, -$	$*, /$	$\sqrt{\phantom{x}}$
computation of $c$ and $s$	1	4	1
computation of $\vec{u}'$	$n$	$2n$	
computation of $\vec{v}'$	$n$	$2n$	

Assuming that additions, subtractions, multiplications and divisions are unit time operations, the computation requires  $\sim 6n + 6$  steps.

### 1.1.3 Reflections vs. Rotations

A few final notes must be made concerning Householder reflections and Givens rotations before proceeding further. First, although many more Givens rotations are required to perform the decomposition than Householder reflections, each Givens rotation is much simpler and less computationally demanding than each Householder reflection. Given these contrasting observations, examination of Table 1 reveals that performing the entire decomposition via Givens rotations costs only about one and one half times as much as performing the entire decomposition via Householder reflections on a sequential machine.

Second, Givens rotations are ideally suited for parallel execution as long as the rows being used in the parallel rotations are disjoint. Third, a Givens rotation,  $G(i, j, k)$  can be used to eliminate any arbitrary element  $A(i, k)$ , using any two rows  $i$  and  $j$  of the matrix. However, if the goal is to apply a series of Givens rotations in order to form a triangular matrix, then all the elements of the two rows  $i$  and  $j$  left of column  $k$  must be zero, or the rotation will introduce non-zero elements (or fill-ins) into previously zeroed positions. Doing this would destroy previous work with subsequent rotations. These two ideas are crucial limitations on the parallel Givens based  $QR$  algorithms discussed below.

Finally, it is possible to perform Householder reflections on sub-matrices. This idea, due to Pothén and Raghavan (1989), makes it possible to perform a great deal of the  $QR$  decomposition in parallel using the most efficient annihilation method known, Householder reflections. Givens rotations are then applied (in parallel) to “clean up the ragged edges.” This idea is key in the development of the new parallel  $QR$  algorithm introduced here.

## 2 Related Work in Parallel QR Algorithms

This section provides a brief overview of existing parallel QR factorization algorithms and summarizes a few of the most recently developed methods. Current literature is largely polarized. Two primary assumptions are made concerning the target architecture which lead to two large classes of algorithms. The first and oldest class of algorithms is a direct descendant of early theoretical work and is targeted for efficient execution on large scale vector computers (Sameh & Kuck, 1978). The primary assumption made in this analysis is that an operation on a vector takes the same amount of computation time regardless of the vector length. This assumption is completely valid on vector processors as long as vector length never exceeds that of the target machine's vector registers. These algorithms include Sameh and Kuck's (1978) algorithm, parallel Gaussian elimination algorithms by Lord *et al.* (1983), Greedy algorithms introduced independently in (Cosnard & Robert, 1983) and (Modi & Clarke, 1984), and Block algorithms which are widely discussed in (Dongarra *et al.*, 1991) and (Gallivan *et al.*, 1990) to name just a few.

Additional work in the area of parallel QR factorization has been described in (Cosnard & Daoudi, 1994) and (Pothen & Raghavan, 1989). The first extends the ideas introduced in (Modi & Clarke, 1984) by using Fibonacci sequences to maximize the number of simultaneous Givens rotations in a Greedy algorithm. The work by Pothen and Raghavan is concerned with implementing QR factorization using a distributed memory programming model.

Special attention must be given to the final algorithm discussed by Pothen and Raghavan (1989) because this is the starting point for the new algorithm introduced here. Pothen and Raghavan's most effective distributed algorithm is a hybrid based on the distributed Givens and Householder algorithms introduced earlier in their work. An observation which Pothen and Raghavan bring to light is that when the matrix  $A$  is highly overdetermined, communication costs in a parallel Givens algorithm could be substantially lower than those in a Householder algorithm because the Givens technique communicates rows where the Householder technique communicates columns. This motivated the authors to develop an algorithm with the lower local computation costs of a Householder algorithm and the lower communication costs of a Givens algorithm.

The matrix is partitioned by rows numbered from 0 to  $m - 1$ , and a ring of  $p$  processors numbered from 0 to  $p - 1$  is employed. The first  $n$  rows are mapped onto the processors such that row 0 is on processor 0, row 1 on processor 1, etc. The rest of the  $m - n$  rows can be equally distributed among the processors in any manner. The matrix is then transformed by columns from left to right. Each column is transformed in two phases:

1. the internal reflection phase (IP), and
2. a recursive elimination phase (RP).

During the IP, each processor applies a local Householder reflection to zero all but one element of the current column. The RP proceeds when processors communicate with each other to annihilate the remaining subdiagonal elements by means of Givens rotations. The complexities for the hybrid algorithm are presented in Table 2.

Based on the results listed above, predicted and actual performance figures are included in (Pothen & Raghavan, 1989). Run time results were measured on the Intel Paragon iPSC-286 hypercube with 16 processors. The experimental results obtained correlate closely to those predicted, therefore validating the derived complexities.

	Number of Steps
Arithmetic	$\frac{n^2}{p}(m - n/3)\tau + n^2 \log(p)\tau + \frac{3}{2}n^2\tau + \frac{mn}{p}\tau$
Communication	$n^2 \log(p)\alpha + 2n \log(p)\beta$

Table 2: Arithmetic and communication complexities for the hybrid algorithm. Matrix size is  $m \times n$ , with  $p$  processors,  $\tau$  = time needed for one flop, and message transfer time is  $M\alpha + \beta$  for  $M$  bytes at  $\alpha$  bytes per time unit with a latency of  $\beta$ .

### 3 A Load Balanced Hybrid QR Algorithm

This section introduces a new parallel  $QR$  decomposition algorithm. The approach taken for algorithm design and development has three key goals:

1. design with modern-day, widely available parallel architectures in mind,
2. maximize the parallel work between communications, and
3. load balance the amount of parallel work evenly among all processors.

The algorithm developed here achieves all three goals. In many respects it is similar to and draws on work done previously, however, the first goal creates different considerations with regard to maximizing parallelism and balancing load. Where the majority of previous algorithms balance Givens rotations across processors, the algorithm presented here load balances at a much finer level. It balances multiplications and additions evenly across processors by considering vector length when assigning Givens rotations to processors. We present the details and an example of the new parallel  $QR$  algorithm. Also, a complexity analysis of the algorithm is performed and predicted and actual performance is presented.

The algorithm presented here differs from other techniques in three key ways which directly support the previously stated goals:

- The assumption that each Givens rotation can be computed in the same amount of time regardless of vector length will not be made. While this assumption was true for vector machines and smaller problem sizes, the trends in parallel architectures are moving away from vector machines.<sup>3</sup> Therefore, work will be balanced across processors by considering vector length when assigning the vectors to processors.
- The amount of computation done between communication steps will be maximized. Instead of performing one Householder reflection, or enough Givens rotations to zero one column, each processor will be allowed to proceed with computation and zero as many elements as possible before a communication step is required.
- Algorithm development specifically targets shared memory parallel machines, and the shared memory programming model. These machines are the most widely available and cost effective machines. In addition, there is some movement toward a shared memory programming model even on the most cost effective parallel computer, networks of workstations (Clarke, 1997; Cordsen *et al.*, 1997).

The algorithm departs from common practice with the first item, but with the second it will build on the ideas introduced by Pothen and Raghavan (1989) by considering communication as an algorithmic cost in a  $QR$  factorization routine and using Householder reflections

---

<sup>3</sup>In general, U.S. manufacturers have moved away from production of vector machines. There is active research, development, and manufacturing of new parallel vector machines elsewhere by such companies as NEC and Fujitsu.

for computation local to one processor because of the lower complexity, and Givens rotations for inter-processor annihilation because of their independence. The algorithm will be most suitable for non-vector parallel computers with fewer processors than equations in the system.

### 3.1 Algorithm Overview

The new  $QR$  decomposition algorithm proceeds in two stages, with the potential of the two stages being repeated multiple times in the process of fully decomposing a matrix. For simplicity, these stages will be named in a way similar to the naming of the stages in the hybrid algorithm introduced by Pothen and Raghavan (1989). A description of the two stages and their names follows:

1. The internal reflections stage (IR): the rows of the matrix are divided evenly among the processors with each processor getting a block of size  $(m/p \times n)$ . During this stage, each processor performs  $(m/p) - 1$  Householder reflections which results in a matrix with  $p$  upper trapezoidal submatrices as shown in Figure 1.
2. The balanced rotations stage (BR): the jagged edges of the matrix are cleaned up using Givens rotations. This stage consists of  $(m/p) - 1$  smaller **steps**. During each step, the following sequence takes place:
  - The rows of block 1 (matrix rows 1 to  $m/p$  which were annihilated by processor 1 via Householder reflections in the IR stage) are assigned in a balanced manner as pivot rows across the processors.
  - The step proceeds by the processors zeroing (via Givens rotations) all the elements in the remaining blocks that are of the same length as their assigned pivot row(s) from block 1. This step annihilates the first diagonal in blocks 2 to  $p$ .
  - The above two steps are repeated, annihilating the diagonals of decreasing length in blocks 2 to  $p$  until the matrix appears as shown in Figure 2.
  - The balanced assignment of rows to PEs will be described fully in Section 3.3.

The first  $m/p$  rows of the matrix are now in the desired format. The next step is to perform both the IR and BR stages on the submatrix depicted in Figure 2 by  $Y$  entries (of size  $25 \times 9$  in this case). This process is repeated in a recursive manner on the remaining submatrices until one of two terminating conditions is reached. Terminating condition one occurs when, during the IR stage processor one reaches the  $n^{th}$  column of the currently active submatrix. When this is the case, the BR stage will fully annihilate all the elements in the rows greater than  $n$ . The second terminating condition occurs when processor one performs all its Householder reflections in the IR stage and the BR stage completes, leaving a submatrix with only one column to be eliminated. In this case, the final column can be eliminated with either a processor pairing strategy as described in (Pothen & Raghavan, 1989), or sequentially, since in the end, the final Givens rotation must use element  $A(n, n)$  to eliminate  $A(n + 1, n)$ .

A quick note should be made concerning the size of the submatrix used during the recursive call of the IR and BR stages. Examining the example in Figure 2 shows that row 8 is in the desired format, but it is included in the submatrix for the  $2^{nd}$  recursive call. During the first iteration of the IR and BR stages, column 8 could have been annihilated using Givens rotations in the BR stage. Instead, the algorithm stops at column 7 so that

1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
5	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
6	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
7	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
8	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
9	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
11	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
12	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
13	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
14	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
15	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
16	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
17	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
18	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
19	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
20	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
21	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
22	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
23	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
24	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
25	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
26	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
27	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
28	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
29	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
30	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
31	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
32	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 1: Matrix A after completion of the IR stage. Example using  $m = 32, n = 16$ , and  $p = 4$ . The X symbol denotes an element with information while a zero denotes an annihilated entry.

1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
5	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
6	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
7	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
8	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
9	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
10	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
11	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
12	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
13	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
14	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
15	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
16	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
17	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
18	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
19	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
20	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
21	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
22	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
23	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
24	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
25	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
26	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
27	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
28	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
29	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
30	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
31	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
32	0	0	0	0	0	0	0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 2: Matrix A after completion of the BR stage. Example using  $m = 32, n = 16$ , and  $p = 4$ . The X symbol denotes an element with information while a zero denotes an annihilated entry. The Y symbol denotes the elements of the submatrix to be worked on recursively during the second application of the IR and BR stages.



more efficient Householder reflections can be used in the annihilation of column 8 during the IR stage in the  $2^{nd}$  recursive call.

This new hybrid algorithm is different from that introduced in (Pothen & Raghavan, 1989) in two primary ways. First, in Pothen and Raghavan’s algorithm, the IR phase always consists of exactly  $p$  Householder reflections performed in parallel followed by their recursive elimination phase using processor pairing to eliminate  $p - 1$  single elements via Givens rotations. At this point a parallel synchronization and a communication is required which is normally very costly. The algorithm described above maximizes the work done in the IR stage by letting each processor perform the maximum possible number of Householder reflections  $(\frac{m}{p} - 1)$  before a parallel synchronization is required to proceed with the BR stage. Second, the algorithm described above balances the Givens rotation load across processors and performs  $((p - 1) \lfloor \frac{m}{p} - 1 \rfloor)$  simultaneous Givens rotations between synchronizations.

### 3.2 A Note on Matrix “Shape”

When applying the parallel  $QR$  decomposition algorithm presented here, one of three conditions can occur with respect to matrix shape. Each case yields slightly different results.

**Case 1:  $\frac{m}{p} = n$ :** When this condition occurs, all the partitioned blocks of the matrix which are distributed to the processors are square, including the first. The IR stage of the algorithm will annihilate all the elements in the first block with  $(m/p) - 1$  Householder reflections, and each partition will be fully decomposed to upper triangular form. The resulting matrix that is passed to the BR stage will have all the entries in rows  $n + 1$  to  $m$  eliminated by Givens rotations and the matrix will be in the desired form after only one iteration of the algorithm.

**Case 2:  $\frac{m}{p} > n$ :** When this occurs, the IR stage of the algorithm will annihilate all the elements of the matrix in the upper block with  $m/p$  Householder reflections, and the resulting matrix will have bands of zeroes present in all partitioned blocks for rows greater than  $\frac{m}{p}$ . This is the case where the highest parallel efficiencies are possible because the greatest amount of work is done in the IR stage. All that is left for the BR stage is to eliminate the remaining, relatively few elements via Givens rotations.

**Case 3:  $\frac{m}{p} < n$ :** When this final case occurs, the structure after the IR stage will be similar to that depicted in Figure 1. Once the BR stage completes, the whole algorithm must be recursively applied to the  $(m - \frac{m}{p} + 1) \times (n - \frac{m}{p} + 1)$  submatrix depicted with Y symbols in Figure 2. The algorithm will terminate when the entering condition is that of either Case 1 or Case 2 above.

### 3.3 Algorithm Load Balancing Details

This section describes the algorithmic details of the load balancing performed in the Balanced Rotations (BR) stage. When the structure of the matrix is examined after completion of the IR stage (see Fig. 1), there are  $(p - 1)$  blocks that have  $m/p$  rows and  $n$  columns, and it can be determined that

$$(p - 1) \left\lceil \frac{\frac{m}{p} (\frac{m}{p} - 1)}{2} \right\rceil$$

Givens rotations are needed to “clean up” the ragged edges of the matrix in the BR stage. The aforementioned goal is to balance work (multiplications and additions, not Givens rota-

tions) across processors, because on non-vector parallel machines it takes different amounts of time to perform Givens rotations on vectors of different length.

Inspiration for the load balancing method used in this algorithm was gained while examining the number of Givens rotations used to perform sequential  $QR$  decomposition. Consider an  $n \times n$  matrix. In order to transform the matrix to upper triangular, column one needs  $n - 1$  Givens rotations, column two needs  $n - 2$  Givens rotations, etc. up to column  $n - 1$ , which needs only one Givens rotation. This simplifies to  $\frac{n(n-1)}{2}$  Givens rotations, which is simply the sum of the integers from 1 to  $n - 1$ . The general form to sum integers is  $\sum_{i=1}^n i = \frac{n(n+1)}{2}$  which leads to the simple realization that the sum of 1 and  $n$  is equal to the sum of 2 and  $n - 1$ , which is equal to the sum of 3 and  $n - 2$ , etc. This is precisely the idea behind balancing the work in the BR stage of the algorithm.

Applying the idea above, a way to balance the BR stage load across  $p$  processors is shown in Figure 3. This figure shows two blocks of a matrix as an example with  $m/p = 12, n = 16$ , and  $p = 3$ . The top block in the figure is the pivot block (rows 1 to  $m/p$  in a full matrix example), and the next block is the block whose elements will be zeroed. Notice that the processor assignment is done in a cyclic way. This results in 2 “cycles” that contain 6 pivot rows each. In the general case, cycle length is  $2p$ . This example illustrates one step of the BR stage of the algorithm, and the work in this case is split among the processors as follows:

Processor	Rotations	Lengths	Total Work
1	4	16,11,10,5	276 flops
2	4	15,12,9,6	276 flops
3	4	14,13,8,7	276 flops

The amount of work is calculated using the complexity of one Givens rotation presented in Section 1.1.2 and applying it to the vector length. This results in a perfectly load balanced series of Givens rotations. Recall that the matrix in question contains many blocks like that in Figure 3, and that it looks like the matrix from the previous example in Figure 1. The BR stage of the algorithm actually assigns all the rows in blocks  $2 \dots p$  to be eliminated by pivoting on rows  $1 \dots m/p$  using this scheme.

After one application of the load balancing scheme described above, the matrix is not yet in the desired form depicted in Figure 2. It appears as shown in Figure 4. Only the first diagonal of each block has been eliminated. The same load balancing scheme is applied to the matrix repeatedly until it appears in the form depicted in Figure 2. Figure 5 shows the row-wise assignment for each step and the work done during the full Balanced Rotations (BR) stage of the algorithm for an example matrix. Table 3 summarizes the work done by each processor during each step for this example.

Even in this simple example, the work is well balanced among the processors. We’ll see in the next section that the parallel efficiency (measure of load balancing) becomes better as problem size increases and the number of processors available remains relatively small (with respect to problem size). One quick note is appropriate concerning the current implementation of the algorithm. The code used for results and analysis in Section 4 forces a synchronization between steps during the algorithm’s BR stage. The interleaving of the Givens rotations to solve the problem is theoretically possible, but no solution has been possible given the implementation language, architecture, and programming paradigm. This results in a slightly less efficient load balance, which is easily seen in the simple example of Table 3. The actual imbalance with larger problem sizes is nearly insignificant.

1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
5	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
6	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
7	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
8	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
9	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X
10	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X
11	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X
12	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X
13	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
14	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
15	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
16	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
17	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
18	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
19	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
20	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
21	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X
22	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X
23	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X
24	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Pivot Row	Zero Row	Processor Assigned	Length	flops $\sim (6n + 6)$
1	13	1	16	102
2	14	2	15	96
3	15	3	14	90
4	16	3	13	84
5	17	2	12	78
6	18	1	11	72
7	19	1	10	66
8	20	2	9	60
9	21	3	8	54
10	22	3	7	48
11	23	2	6	42
12	24	1	5	36

Figure 3: Load balanced Givens assignment,  $m/p = 12$ ,  $n = 16$ , and  $p = 3$ .

1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
2	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
5	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
6	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
7	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
8	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
9	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
11	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
12	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
13	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
14	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
15	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
16	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
17	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
18	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
19	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
20	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
21	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
22	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
23	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
24	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
25	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
26	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
27	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
28	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X
29	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
30	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
31	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
32	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 4: Matrix A after step 1 of the BR stage. Example using  $m = 32, n = 16$ , and  $p = 4$ . The X symbol denotes an element with information while a zero denotes an annihilated entry.

Processor	1	S 2	t 3	e 4	p 5	s 6	7	Total
1	102	96	90	84	78	72	66	588
2	162	90	84	78	72	66		552
3	162	150	78	72	66			528
4	162	150	138	66				516
Total Work								2184
Max/Step Parallel Work	162	150	138	84	78	72	66	750

Table 3: Summary of work *for one block* during BR stage. Parallel work is 750 flops, total work is 2184 flops, for a parallel speedup of 2.9 and an expected parallel efficiency of 72.8%.

Row	1	S	t	e	p	6	7	1	W	o	r	k	6	7
		2	3	4	5				2	3	4	5		
1	$P_1$													
2	$P_2$	$P_1$												
3	$P_3$	$P_2$	$P_1$											
4	$P_4$	$P_3$	$P_2$	$P_1$										
5	$P_4$	$P_4$	$P_3$	$P_2$	$P_1$									
6	$P_3$	$P_4$	$P_4$	$P_3$	$P_2$	$P_1$								
7	$P_2$	$P_3$	$P_4$	$P_4$	$P_3$	$P_2$	$P_1$							
8														
9	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	102	96	90	84	78	72	66
10	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$		96	90	84	78	72	66	
11	$P_3$	$P_3$	$P_3$	$P_3$	$P_3$			90	84	78	72	66		
12	$P_4$	$P_4$	$P_4$	$P_4$				84	78	72	66			
13	$P_4$	$P_4$	$P_4$					78	72	66				
14	$P_3$	$P_3$						72	66					
15	$P_2$							66						
16														
17	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	102	96	90	84	78	72	66
18	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$		96	90	84	78	72	66	
19	$P_3$	$P_3$	$P_3$	$P_3$	$P_3$			90	84	78	72	66		
20	$P_4$	$P_4$	$P_4$	$P_4$				84	78	72	66			
21	$P_4$	$P_4$	$P_4$					78	72	66				
22	$P_3$	$P_3$						72	66					
23	$P_2$							66						
24														
25	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	$P_1$	102	96	90	84	78	72	66
26	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$	$P_2$		96	90	84	78	72	66	
27	$P_3$	$P_3$	$P_3$	$P_3$	$P_3$			90	84	78	72	66		
28	$P_4$	$P_4$	$P_4$	$P_4$				84	78	72	66			
29	$P_4$	$P_4$	$P_4$					78	72	66				
30	$P_3$	$P_3$						72	66					
31	$P_2$							66						
32														

Figure 5: Example of work done during the BR stage,  $m = 32$ ,  $n = 16$ , and  $p = 4$ . Entries in the Step column indicate which processor is assigned to do the annihilation of that element during that step. Integers in the Work column contain the number of operations required to perform the rotation at that stage. The rows of block 1 are used as the pivots (rows 1 to 7), and the remaining rows are assigned as shown for annihilation.

### 3.4 Algorithmic Complexity

The following is a brief discussion of the complexity of the algorithm. For a complete analysis and description see Boleng (1997). The complexity equations are presented for one iteration of the two algorithmic stages (IR and BR).

#### 3.4.1 Complexity of Internal Reflections

The Internal Reflections (IR) stage of the algorithm is perfectly load balanced. During this stage, the matrix is partitioned into  $p$  blocks, each of size  $m/p \times n$ . Using these dimensions, and the complexity of sequential Householder factorization from Table 1, the IR stage has a parallel complexity of

$$O\left(2n^2\left(\frac{m}{p} - \frac{n}{3}\right)\right).$$

It is easy to see that linear speedup and perfect parallel efficiency will result from the IR stage of the algorithm.

#### 3.4.2 Complexity of Balanced Rotations

Analysis of the Balanced Rotations (BR) stage of the algorithm is not nearly as straightforward. There are two sources of load imbalance in this stage. As seen previously in Section 3.3, the BR stage must perform  $(p-1)\left[\frac{m(\frac{m}{p}-1)}{2}\right]$  Givens rotations at the cost of  $6i+6$  flops per rotation where  $i$  is the length of the vectors in the rotation. The total work done in one block, during one step, of the BR stage of the algorithm is <sup>4</sup>

$$\sum_{i=n-\frac{m}{p}+2}^{n-j} (6i+6)$$

where  $j$  is the column index of the left most non-zero element in each of the 2 to  $p$  non-pivot blocks. There are  $(m/p) - 1$  steps and  $p - 1$  blocks, so the total work done during the BR stage of the algorithm is

$$(p-1)\left(\sum_{j=0}^{\frac{m}{p}-2}\left(\sum_{i=n-\frac{m}{p}+2}^{n-j} (6i+6)\right)\right)$$

which has one possible closed form of <sup>5</sup>

$$(p-1)\left(\frac{-2m^3}{p^3} + \frac{9m^2}{p^2} + \frac{3m^2n}{p^2} - \frac{7m}{p} - \frac{3mn}{p}\right).$$

Using the work assignment scheme described in Section 3.3, recall that work is assigned in cycles to the processors; the load and balance is therefore cyclic in nature. The blocksize (number of rows per block) at the beginning of the BR stage is

$$\text{blocksize} = \lfloor m/p - 1 \rfloor.$$

---

<sup>4</sup>The starting point of the summation is the length of the shortest row which has an element needing elimination at that step, and the ending point is the length of the longest row which has an element needing elimination at that step.

<sup>5</sup>Simplification of the above summation was done by the software package Mathematica.

One row is subtracted from the  $m/p$  rows assigned to each processor during the IR stage because the last row of every block is already the desired vector length (for example, consider rows 8, 16, 24, and 32 in Figure 1).

At each step, a large number of the rows can be combined via Givens rotations with the work perfectly balanced across the processors. The perfectly balanced row assignment is done cyclicly as in Figure 3 with each cycle containing  $2p$  rows. Each of the  $p$  blocks will have

$$\text{cycles} = \lfloor \frac{\text{blocksize}}{2p} \rfloor$$

cycles. After assignment of the cycles, there are

$$\text{leftovers} = \text{blocksize} - 2p(\text{cycles})$$

remaining rows which create the first source of the load imbalance. The maximum number of leftover rows at any one step is  $2p - 1$ . Considering this, there are three possible scenarios regarding the efficiency of the BR stage at each step:

1. blocksize is evenly divisible by  $p$ , and the leftmost non-zero column of blocks 2 to  $p$  is between 1 and  $(\text{blocksize} - p)$ : the work is balanced perfectly (see Figure 3),
2. blocksize is not evenly divisible by  $p$ , and the leftmost non-zero column of blocks 2 to  $p$  is between 1 and  $(\text{blocksize} - p)$ : the maximum work is done by processor  $(p + 1) - (\text{leftovers} \bmod p)$  (see Figure 5, steps 1 to 3), and
3. the algorithm is working on the last  $p$  steps of the BR stage: the maximum work is always done by processor 1. This is the second source of the load imbalance. In this case, the number of idle processors increases by one each step until completion of the BR stage. A simple example of this “tailing off” can be seen in Table 3 during the last 4 steps.

The algorithm’s BR stage must perform  $\lfloor m/p - 1 \rfloor$  steps, and the parallel work is the sum of the maximum work done at each step. Dividing this by the total work in Equation 3.4.2 and normalizing with the number of processors gives a general form for expected parallel efficiency. Boleng (1997) includes several examples which illustrate the high level of load balancing achievable as  $m$  and  $n$  grow relative to  $p$ . It also presents several examples of total expected efficiency for various problem sizes and numbers of processors. As long as  $m$  and  $n$  remain large relative to the number of processors  $p$ , very high efficiencies are expected ( $> 90\%$ ).

## 4 Results

When measuring the relative performance of a parallel algorithm, a decision must be made concerning the standard of comparison for the single processor or sequential timing. Parallel speedup is calculated as  $\frac{T_{\text{sequential}}}{T_{\text{parallel}}}$ . Several alternatives have been suggested concerning how  $T_{\text{sequential}}$  is measured. The most widespread measurement technique is simply to run the parallel code on one processor of the machine being used for testing. This technique has been criticized because it is often the case that the parallel algorithm, when run sequentially, is much less efficient than the best sequential algorithm. An alternative technique uses the time of the best known sequential algorithm for  $T_{\text{sequential}}$ . This results in a more realistic

speedup measure, but the resulting efficiency is not a good measure of how “busy” the algorithm keeps the processors. For the results below, both measurements will be presented when possible. The best known sequential algorithm for QR decomposition uses Householder reflections, and this is reported as the time  $T_{\text{best}}$ . The corresponding speedup and efficiency measures are reported as  $\text{Speedup}_{\text{best}}$  and  $\text{Efficiency}_{\text{best}}$ . The performance of the parallel algorithm executed on one processor is reported as  $T_{1/b}$ , where  $b$  is the number of blocks used in the sequential run. Speedup and efficiency of the parallel algorithm are reported in a similar manner as  $\text{Speedup}_{1/b}$  and  $\text{Efficiency}_{1/b}$ .

## 4.1 Performance on the Power Challenge and the Origin 2000

**SGI Power Challenge:** The algorithm was implemented on the shared memory architecture of the SGI Power Challenge for different problem sizes and different numbers of processors. We also tested the difference in performance between the machine being run in dedicated versus shared mode. Detailed results can be found in (Boleng, 1997). Here we present the results on a representative problem size (Figure 6) and a summary across a number of problem sizes (Figure 7).

The results obtained show good parallel efficiency on the Power Challenge for up to four processors, and speedup increases up to 12 processors. However, efficiency begins to drop off quickly for the eight and 12 processor cases as more processors have to spend idle time. Figure 7 plots the parallel efficiency and speedup for many processors as the problem size changes. This comparison demonstrates a characteristic of the algorithm—as problem size increases relative to the number of processors, the efficiency of the algorithm increases. This occurs because the two sources of possible load imbalance (the leftover rows and last  $p$  steps during the BR stage) become a smaller and smaller fraction of the total work done. It is expected that this trend would continue for larger problem sizes.

**SGI/Cray Origin 2000:** The code developed for the Power Challenge was ported to the Origin 2000, and was tested for various problem sizes and numbers of processors. Detailed results are presented in (Boleng, 1997). Here, we present a summary of the speedup and efficiency results in Figure 8. The results and conclusions here are not nearly as obvious or encouraging as those seen in the Power Challenge results. In only one case did the Origin 2000 maintain a speedup with more than 12 processors, and when the efficiency figure is included, the outlook becomes even worse. The Origin 2000 is a Distributed Shared Memory (DSM) architecture. The physical design of the machine consists of a variety of nodes linked by a high speed cross-bar switch. There are only two processors per node that physically share memory. The logical address space is mapped by the operating system across the  $p/2$  distributed nodes. This distributed shared memory machine is not only running into the same system management overhead and problem size limitations as the Power Challenge, but it has the added cost of a more complex memory management and transfer system. The current algorithm implementation makes no attempt to schedule memory accesses to reduce communication. A few alternative scheduling techniques were tried for the BR stage, but memory mapping and movement, as well as processor assignment is operating system dependent. No method was found that consistently addressed all the mysteries of the operating system’s thread and memory management. More careful scheduling and memory accesses during the BR stage must be done on this machine. These results also show that although the Origin 2000 allows an easy port of code from the Power Challenge, a simple port is not always sufficient because of the differences in the underlying memory organizations.






Figure 6: Parallel performance on the SGI Power Challenge (R10000) in **dedicated** mode. Matrix size is  $8000 \times 1600$ . Expected results shown as a dashed line with ‘\*’ symbol. Actual results shown as a solid line with ‘+’ symbol.

## 5 Conclusions

This paper introduces a new parallel QR decomposition algorithm. The balancing of work across processors was done at a finer grain than earlier attempts, which is more appropriate for today’s parallel architectures. This makes much higher efficiencies possible on current computers than previous algorithms. The use of a hybrid elimination technique in support of another of the goals (maximizing computation between communication) also indicates potential for good performance on distributed memory machines and networks of workstations.




Figure 7: Parallel performance comparison on the SGI Power Challenge (R10000) as problem size grows. Matrix sizes are shown next to their representative line.

The new algorithm is specifically designed for parallel architectures with a modest number of processing elements. Most previous algorithms are designed without limiting the number of processors available on the machine. These algorithms normally require at least  $m/2$  processors to achieve optimal performance. This is unreasonable for large problem sizes, and using less processors in these algorithms results in poor performance. Our algorithm can theoretically achieve optimal performance on as few as two processors. Initial implementation and testing results of the new parallel algorithm are encouraging. In some cases, over 90% efficiency was achieved with no specialized tuning required.

## References

- Boleng, Jeff. 1997 (July). *Parallel QR Decomposition for Electromagnetic Problems*. M.Sci. thesis, Dept of MCS, Colorado School of Mines.
- Clarke, Jerry A. 1997. Emulating Shared Memory to Simplify Distributed-Memory Programming. *IEEE Computational Science and Engineering*, **4**(1), 55–62.
- Cordson, Jörg, Garnatz, Thomas, Sander, Michael, Gerischer, Anne, Gubitoso, Marco Dimas, Haack, Ute, & Schröder-Preikschat, Wolfgang. 1997. Vote for Peace: Implementation and Performance of a Parallel Operating System. *IEEE Concurrency*, **5**(2), 16–27.
- Cosnard, M., & Robert, Y. 1983. Complexité de la factorisation QR en parallèle. *C.R. Acad. Sci. Paris 297A*, 549–552.




Figure 8: Parallel performance comparison on the SGI/Cray Origin 2000 as problem size grows. Matrix sizes are shown next to their representative line.

- Cosnard, Michel, & Daoudi, El Mostafa. 1994. Optimal Algorithms for Parallel Givens Factorization on a Coarse Grained PRAM. *Journal of the Association for Computing Machinery*, **41**(2), 399–421.
- Cosnard, Michel, & Trystram, Denis. 1995. *Parallel Algorithms and Architectures*. Boston, MA: PWS Publishing Company.
- Dongarra, Jack J., Duff, Iain S., Sorensen, Danny C., & van der Vorst, Henk A. 1991. *Solving Linear Systems on Vector and Shared Memory Computers*. Philadelphia: SIAM.
- Gallivan, K. A., Heath, Michael T., Ng, Esmond, Ortega, James M., Peyton, Barry W., Plemmons, R.J., Romine, Charles H., Sameh, A. H., & Voigt, Robert G. 1990. *Parallel Algorithms for Matrix Computations*. Philadelphia: SIAM.
- Golub, Gene H., & Van Loan, Charles F. 1996. *Matrix Computations*. Third edn. Baltimore, MD: The John Hopkins University Press.
- Lord, R. E., Kowalik, J. S., & Kumar, S. P. 1983. Solving Linear Algebraic Equations on an MIMD Computer. *Journal of the Association for Computing Machinery*, **30**(1), 103–117.
- Modi, J.J., & Clarke, M.R.B. 1984. An alternative Givens ordering. *Numerical Mathematics*, **43**, 83–90.
- Pothen, Alex, & Raghavan, Padma. 1989. Distributed Orthogonal Factorization: Givens and Householder Algorithms. *SIAM Journal of Scientific and Statistical Computing*, **10**(6), 1113–1134.
- Sameh, A. H., & Kuck, D. J. 1978. On Stable Parallel Linear System Solvers. *Journal of the Association for Computing Machinery*, **25**(1), 81–91.