

# # Logic gates —

NOT  
AND  
OR } BASIC gate



NAND  
NOR } Universal gate

Buffer  $\rightarrow$    $F=x$

Buffer produces transfer functions and does not produce any logical operation. This circuit is mainly used for power amplification of signal and is equivalent to two inverters in cascade.


\* All gates except Buffer and Inverter have multiple inputs

$\Rightarrow$  NOT (Inverter) gate —



Two stable state  
Basic memory element  
Bistable multivibrator

\* Even NO. of NOT GATE  $\rightarrow$  BMV.



\* ODD NO of NOT GATE  $\rightarrow$  AMV

- i) AMV
- ii) sq wave gen
- iii) Ring oscillator
- iv) clock generator

The generator square wave have

Time period  $= 2n \times t_{pd}$ ,  $n = \text{No of Inverter}$


$t_{pd} = \text{propagation delay of each Inverter}$




time period of generated waveform

$$T = 2 \times 3 \times 25 \times 10^{-9} = 150ns$$

$$freq. = \frac{1}{T} = \frac{10^9}{150} = 6.6 MHz$$



The circuit is astable multivibrator





Control Input

0 → Disable Input (O/P is not change)




Enable Input

\* AND GATE follow → Commutative & Associative law





# ⇒ AND gate operation by diode gate



0 → 0V  
1 → 5V


A	B	D <sub>1</sub>	D <sub>2</sub>	Y
0	0	on	on	0
0	1	on	off	0
1	0	off	on	0
1	1	off	off	1



o.c. diode



s.c. diode (ON)



off  
If Negative logic is used the diode GATE will represent.


0 = 0V  
1 = -5V

A	B	D <sub>1</sub>	D <sub>2</sub>	Y
0	0	ON	ON	0V → 0
0	1	ON	OFF	0V → 0
1	0	OFF	ON	0V → 0
1	1	OFF	OFF	-5V → 1


## # OR GATE →



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



0 → Enable Input




1 → Disable Input

Buffer



\* OR GATE follow associative and commutative law

$A+B = B+A$ ,  $(A+B)+C = A+B+C$




⇒ The unused I/P in the OR gate can be connected to logic 0 (ground) → pull down.

⇒ connected to any one of the unused I/P



for TTL Gates, (floating/open I/P) ↓ logic 1



Note → for ECL Gate floating input is at logic '0'



# NAND Gate →



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

AND followed by NOT





- \* NAND follow commutative But not associative
- \* unused 1/p in NAND gate will function as AND gate

# NOR Gate  $\rightarrow$  OR Gate followed by NOT




A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

Enable = 0  
Disable = 1


- \* Don't follow Associate law
- \* unused 1/p in NOR gate will function as OR gate.

# EX-OR Gate :-



A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

for two input  
 $A=B \Rightarrow y=0$   
 $A \neq B \Rightarrow y=1$







$\Rightarrow A \oplus A = 0 \Rightarrow \text{If } A \oplus A \oplus A \dots n \text{ times}$   
 $A \oplus \bar{A} = 1$   
 $A \oplus 0 = A$   
 $A \oplus 1 = \bar{A}$

Self Inverse


$= 0$  if  $n$  is even  
 $= A$  if  $n$  is odd

- \* EX-OR is Commutative and Associative
- \* EX-OR is called odd 1's detector because its O/P is 1 only when NO. of 1's in the inputs are odd.
- \* EX-OR is also used in parity generator or parity checker.






⇒



0 enable (inverter)



1 enable Buffer

- \* It is used as equality detector, Also known as coincidence logic
- \* EX-NOR is used even 1's detector
- \* O/P is 1 when No. of 1's in I/P is even.
- \* EX-NOR follows Associative and Commutative law.

$$\Rightarrow \begin{aligned} A \odot A &= 1 \Rightarrow A \odot A \odot A \dots n \text{ times} \\ A \odot \bar{A} &= 0 = 1 \text{ if } n \text{ is even.} \\ A \odot 0 &= \bar{A} = A \text{ if } n \text{ is odd} \\ A \odot 1 &= A \end{aligned}$$

$$\Rightarrow \begin{aligned} \bar{A} \odot B &= A \oplus B \Rightarrow \bar{A} \oplus B = A \odot B \\ A \odot \bar{B} &= A \oplus B \Rightarrow A \oplus \bar{B} = A \odot B \end{aligned}$$

- \* used in parity generator / parity checker
- \*  $A \oplus B = \overline{A \odot B} \Rightarrow$  for two variable EX-OR - X-NOR are complementary.

$$\begin{aligned} A \oplus B &= \overline{A \odot B} \Rightarrow \text{for two variable EX-OR - X-NOR are complementary.} \\ A \oplus B \oplus C &= A \odot B \odot C \Rightarrow \text{for three variable X-OR = X-NOR} \end{aligned}$$

# Universal logic gates — NAND-NOR

Adv: \* In case of shortage of any gate one may use universal gate

- \* Universal gate may be produced in bulk so as to reduce the cost


DISADV \* longer No. of gate may be required occupying more space

- \* longer No. of gate slows down the speed of operation.


⇒ NAND as Universal gate





⇒ Ex-OR →




⇒ Ex-NOR →



# NOR as Universal



Ex-OR →






Ex-NOR → 4 NOR gate




logic gate	No. of NAND	No. of NOR
NOT	1	1
AND	2	3
OR	3	2
Ex-OR	4	5
Ex-NOR	5	4


⇒ Bubbled Inputs.



⇒ AB + CD. OR MIN. No of NAND Required



3 NAND.





# Implementation of Boolean function by NAND and NOR gate —

SOP  $\rightarrow$  NAND - NAND  $\Rightarrow$  AND - OR  
 POS  $\rightarrow$  NOR - NOR  $\Rightarrow$  OR - AND

$\Rightarrow F = AB + CD$



$\Rightarrow F = (P+Q)(R+S)$



$\Rightarrow$  NO of gate in one 14 PIN IC  $\rightarrow$  various type  
 $m \rightarrow$  No. of input,  $m =$  No of gate of various type  
 $(m+1) \times m + 2 = 14$

- \* 2 I/P EXOR  $\leftarrow 3 \times m + 2 = 14 \Rightarrow m = 4$
- \* 3 I/P NAND  $\leftarrow 4 \times m + 2 = 14 \Rightarrow m = 3$
- \* 4 I/P NOR  $\leftarrow 5 \times m + 2 = 14 \Rightarrow m = 2$
- \* 5 I/P OR  $\leftarrow 6 \times m + 2 = 14 \Rightarrow m = 2$