

(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Batch: C3	Roll No.: 16010121226
Experiment / assignment / tutorial No7	
Grade: AA / AB / BB / BC / CC / CD /DD	

TITLE: Implementation of Cache Mapping Techniques.

AIM: To study and implement concept of various mapping techniques designed for cache memory.

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

CO 4-Learn and evaluate memory organization and cache structure

Books/ Journals/ Websites referred:

- 1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
- **2.** Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre-Lab/ Prior Concepts:

<u>Cache memory:</u> The cache is a smaller, faster memory which stores copies of the data from the most frequently used main memory locations. As long as most memory accesses are cached memory locations, the average latency of memory accesses will be closer to the cache latency than to the latency of main memory.

2. <u>Hit Ratio:</u> You want to increase as much as possible the likelihood of the cache containing the memory addresses that the processor wants.

Page No 1 COA sem III



K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University) Department of Computer Engineering



Hit Ratio = No. of hits/(No. of hits + No. of misses)

There are only fewer cache lines than the main memory blocks, an algorithm is needed for mapping main memory blocks into cache lines. Further a means is needed for determining which main memory block currently occupies in a cache line. The choice of cache function dictates how the cache is organized. Three techniques can be used.

- 1. Direct mapping.
- 2. Associative mapping.
- 3. Set Associative mapping.

Direct Mapped Cache: The direct mapped cache is the simplest form of cache and the easiest to check for a hit. Since there is only one possible place that any memory location can be cached, there is nothing to search; the line either contains the memory information looking for, it doesn't. we are Unfortunately, the direct mapped cache also has the worst performance, because again there is only one place that any address can be stored. Let's look again at our 512 KB level 2 cache and 64 MB of system memory. As you recall this cache has 16,384 lines (assuming 32-byte cache lines) and so each one is shared by 4,096 memory addresses. In the absolute worst case, imagine that the processor needs 2 different addresses (call them X and Y) that both map to the same cache line, in alternating sequence (X, Y, X, Y). This could happen in a small loop if you were unlucky. The processor will load X from memory and store it in cache. Then it will look in the cache for Y, but Y uses the same cache line as X, so it won't be there. So Y is loaded from memory, and stored in the cache for future use. But then the processor requests X, and looks in the cache only to find Y. This conflict repeats over and over. The net result is that the hit ratio here is 0%. This is a worst case scenario, but in general the performance is worst for this type of mapping.

Fully Associative Cache: The fully associative cache has the best hit ratio because any line in the cache can hold any address that needs to be cached. This means the problem

Page No 2 COA sem III



K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University)

Department of Computer Engineering



seen in the direct mapped cache disappears, because there is no dedicated single line that an address must use. However (you knew it was coming), this cache suffers from problems involving searching the cache. If a given address can be stored in any of 16,384 lines, how do you know where it is? Even with specialized hardware to do the searching, a performance penalty is incurred. And this penalty occurs for all accesses to memory, whether a cache hit occurs or not, because it is part of searching the cache to determine a hit. In addition, more logic must be added to determine which of the various lines to use when a new entry must be added (usually some form of a "least recently used" algorithm is employed to decide which cache line to use next). All this overhead adds cost, complexity, and execution time.

Set Associative Cache:

After CPU generates a memory request,

- The set number field of the address is used to access the particular set of the cache.
- > The tag field of the CPU address is then compared with the tags of all k lines within that set.
- If the CPU tag matches to the tag of any cache line, a cache hit occurs.
- ➤ If the CPU tag does not match to the tag of any cache line, a cache miss occurs.
- In case of a cache miss, the required word has to be brought from the main memory.
- ➤ If the cache is full, a replacement is made in accordance with the employed replacement policy.

Page No 3 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Direct Mapping Implementation:

The mapping is expressed as

i=j modulo m

i=cache line number

j= main memory block number

m= number of lines in the cache

- Address length = (s+w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^{w} words or bytes
- Number of blocks in main memory = $2^{s+w} / 2^w = 2^s$
- Number of lines in cache = $m = 2^r$
- Size of tag = (s-r) tags

Associative Mapping Implementation:

- \triangleright Address length =(s+w) bits
- ➤ Number of addressable units= 2 *S*+*w*words or bytes
- ➤ Block size=line size = 2 wwords or bytes
- Number of blocks in main memory = 2 s
- > Number of lines in cache = undefined
- \triangleright size of tags = s bits

Page No 4 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Set Associative Mapping Implementation:

m=v*k

i=j modulo n, where:

- i=cache line number
- j=main memory block number
- m=number of lines in the cache
- v=number of sets
- k=number of lines in each set
 - ➤ Addressable length=(s+w) bits
 - ➤ Number of addressable units= 2 S+Wwords or bytes
 - ➤ Block size=line size=2 wwords or bytes
 - ➤ Number of blocks in main memory=2 s
 - ➤ Number of lines in set=k
 - \triangleright Number of sets = v = 2 d
 - Number of lines in cache = m = kv = k*2 d
 - > Size of cache = k * 2 d + wwords or bytes
 - \triangleright Size of tag = (s-d) bits

Page No 5 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Code:

```
#include<stdio.h>
#include<stdlib.h>
int main()
    int i,ch,b;
    int a[50];
    printf("Enter no. of blocks in memory: ");
    scanf("%d",&b);
    printf("Enter data:\n");
    for(i=0;i<b;i++)
        scanf("%d",&a[i]);
    }
    while(ch!=3)
    {
        printf("1.Direct mapping\n2.2-way set associative
mapping\n3.Exit\nChoice: ");
        scanf("%d",&ch);
        switch(ch)
            case 1:
            {
                printf("\nDirect Mapping:\n");
                printf("Main Memory:\n\n");
                for(i=0;i<b;i++)
                {
                    if(i%4==0)
```

Page No 6 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



```
printf(" \t----\n");
                       printf("%d\t| %d |\n",i,a[i]);
                   else
                   {
                       printf("%d\t| %d |\n",i,a[i]);
               }
               printf(" \t----\n\n");
               printf("Cache:\n\n");
               for(i=0;i<4;i++)
                   printf(" \t-----\n");
                   printf("%d\t| %d/%d/%d/%d
\n",i,a[i],a[i+4],a[i+8],a[i+12]);
               }
               printf(" \t-----\n\n");
               printf("Sample Cache:\n\n");
               printf(" \t----\n");
               printf("0\t| %d |\n",a[0]);
               printf(" \t----\n");
               printf("1\t| %d |\n",a[9]);
               printf(" \t----\n");
               printf("2\t| %d |\n",a[6]);
               printf(" \t----\n");
               printf("3\t| %d |\n",a[15]);
               printf(" \t----\n\n");
               break;
           }
           case 2:
           {
               printf("\n2-way set associative mapping:\n");
               printf("Main Memory:\n");
```

Page No 7 COA sem III







```
for(i=0;i<b;i++)
                  if(i%4==0)
                      printf(" \t----\n");
                      printf("%d\t| %d |\n",i,a[i]);
                  else
                      printf("%d\t| %d |\n",i,a[i]);
                  }
               }
              printf(" \t----\n");
              printf("Cache:\n");
              printf("Set 0:\n");
              for(i=0;i<4;i++)
               {
                  printf(" \t----\n");
                  printf("%d\t| %d/%d/%d/%d
|\n",i,a[i],a[i+4],a[i+8],a[i+12]);
              printf(" \t-----
              printf("\nSet 1:\n");
              for(i=0;i<4;i++)
                  printf(" \t----\n");
                  printf("%d\t| %d/%d/%d/%d
\n",i,a[i],a[i+4],a[i+8],a[i+12]);
              printf(" \t----\n");
              printf("\nSample Cache:\n");
```

Page No 8 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



```
printf("Set 0:\n");
           printf(" \t----\n");
           printf("0\t| %d |\n",a[0]);
           printf(" \t----\n");
           printf("1\t| %d |\n",a[9]);
           printf(" \t----\n");
           printf("2\t| %d |\n",a[6]);
           printf(" \t----\n");
           printf("3\t| %d |\n",a[15]);
           printf(" \t----\n");
           printf("Set 1:\n");
           printf(" \t----\n");
           printf("0\t| %d |\n",a[4]);
           printf(" \t----\n");
           printf("1\t| %d |\n",a[13]);
           printf(" \t----\n");
           printf("2\t| %d |\n",a[2]);
           printf(" \t----\n");
           printf("3\t| %d |\n",a[11]);
           printf(" \t----\n\n");
           break;
       }
}
return 0;
```

Page No 9 COA sem III



K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University) Department of Computer Engineering





Output:

Page No 10 COA sem III







```
Enter no. of blocks in memory: 16
Enter data:
99 79 81 89 96 12 32 65 55 16 26 75 23 10 46 58
1.Direct mapping
2.2-way set associative mapping
3.Exit
Choice: 1
Direct Mapping:
Main Memory:
          99
          79
2
          81
3
         89
          96
          12
         65
8
          16
10
          26
11
         75
12
          23
13
          10
14
          46
15
          58
Cache:
         99/96/55/23
          79/12/16/10
         81/32/26/46
        89/65/75/58
```

Page No 11 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



```
1.Direct mapping
2.2-way set associative mapping
3.Exit
Choice: 2
2-way set associative mapping:
Main Memory:
          99
          79
          81
3
          89
          96
          12
          32
8
          16
10
          26
11
          75
12
          23
13
          10
14
          46
15
          58
```

Page No 12 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



```
Cache:
Set 0:
0
       99/96/55/23
        79/12/16/10
       81/32/26/46
       89/65/75/58
Set 1:
       99/96/55/23
       79/12/16/10
       81/32/26/46
       89/65/75/58
Sample Cache:
Set 0:
       99 |
       16 |
       32 |
       | 58 |
Set 1:
       96
       10
       81 |
       75
```

```
1.Direct mapping
2.2-way set associative mapping
3.Exit
Choice: 3
```

Page No 13 COA sem III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Post Lab Descriptive Questions

1. For a direct mapped cache, a main memory is viewed as consisting of 3 fields. List and define 3 fields.

The fields would be i, j and m. I is the cache line number, j is the main memory block number and m is the number of lines in the cache.

2. What is the general relationship among access time, memory cost, and capacity?

As access time becomes faster, the cost per bit increases. As memory size increases, the cost per bit is smaller. Also, with greater capacity, access time becomes slower.

Conclusion

From this experiment we learnt about the various cache mapping techniques and how each of them is implemented.

Date: Signature of faculty in-charge

Page No 14 COA sem III