





VLSI Physical Design with Timing Analysis

Lecture – 12: Timing Constraints in Sequential Circuit with Clock Skew

Bishnu Prasad Das

Department of Electronics and Communication Engineering



Contents

- What is clock skew?
- Types: Positive Skew and Negative Skew
- Max. timing constraint (Setup check) with Clock Skew
- Min. timing constraint (Hold Check) with Clock Skew







What is Clock Skew?


1) The difference of the arrival time of the clock signed at the input of two consendine Ifs in

a design -> Clock skew

2) Reasons of clock skew (1) interconnect delay

(ti) Buffer delay


3) The clock skew occurs due to spatial variation:



Clock skew = (t2-t1) = (Capture clock A.T - launch clock A.T)

- (1) The clk skew -> Static variation in the path length.
- (5) The clock skew does not change the clock period but

it will shift the phase of the clock elki 6 skew is constaint from cycle to cycle elki








Types of Clock Skew:

1) Positive Skew: The clock and data signals are moving in same direction




Skew = Capture dk A·T. — launch dk A·T
$$= (t_2 - t_1)$$






2) Negative Skew: Data and Clock signal is moving in "opposite" direction.








Max. Timing analysis considering skew (5 to tre)















Thank You





