





## **VLSI Physical Design with Timing Analysis**

**Lecture – 14: Timing Constraints in Sequential Circuit with Clock jitter** 

## **Bishnu Prasad Das**

**Department of Electronics and Communication Engineering** 




## **Contents**

- What is clock Jitter?
- Max. timing analysis (Setup check) with Clock Jitter
- Min. timing analysis (Hold Check) with Clock Jitter
- Sources of Clock skew and Jitter









1) Clock jitter is basically a temporal variation of clock arrival time (Telk + 2 titter) w.r.t. to time A.T. of the clock edge will vary with time.

2) Clock period will increase or decrease with time


(Tolk - 2 tjiffer)

(Talk + 2t jitter) (Talk - 2 tjitter)

- 3) Cycle-to-cycle jitter > Timing varying deviation of a single clock period.
- (4) It can be modelled using a zero mean random translote.


















Sources of skew and viter.

Clock litter

- (D) Clock generation → PLL → VCO → clock jitter >> cnystal
- 2) Power Supply variation -> clock generation circuit -> clock jitter
- 3 Coupling to Adjacent lines Clock jitter.






- 2 Device or Process Variation (Within die) (i) RDF (ii) LER (ii) OTV
- 3 Capacitive load vanation.
- ( Clock jitter and Show)













## **Thank You**





