



IIT ROORKEE



NPTEL ONLINE  
CERTIFICATION COURSE

# VLSI Physical Design with Timing Analysis

## Lecture – 17: STA for Combinational Circuits – I

Bishnu Prasad Das

Department of Electronics and Communication Engineering



# Contents


- Types of Path
- Arrival time and Required time
- Output Arrival time for (1) Inverting gate and (2) Non-inverting gate
- Input Required time for (1) Inverting gate and (2) Non-inverting gate



## Types of Paths in Combinational Circuits



- ① Critical Path or longest path in a design (Setup check)
- ② Short Path or Min data path in a design/circuit (Hold check)
- ③ False Path

- Arrival time: Actual rise and fall times at different nodes due to the rise and fall delay of the logic gates
- Required time: Rise and fall arrival time required or needed due to the time constraint specified by the circuit designer



## Inverting-type of gates:

### ① Single-input gates:





$$\begin{aligned} \text{o/p A.T (rise)} &= t_2 + t_{\text{rise}} \\ &= \text{i/p fall A.T.} + t_{\text{rise}} \end{aligned}$$


$$\begin{aligned} \text{o/p A.T. (fall)} &= t_1 + t_{\text{fall}} \\ &= \text{i/p rise A.T.} + t_{\text{fall}} \end{aligned}$$

### ② multiple-input gates:

$$\text{o/p A.T (rise)} = \max(\text{input fall A.T.}) + t_{\text{rise}}$$


$$\text{o/p A.T. (fall)} = \max(\text{input rise A.T.}) + t_{\text{fall}}$$







o/p. A.T. (Rise) =  $\max(4, 3) + 2 = 4 + 2 = 6$

o/p A.T. (fall) =  $\max(3, 5) + 3 = 5 + 3 = 8$



## Non-Inverting type of gates

### (1) Single-input gate



$$\text{o/p A.T. (Rise)} = t_1 + t_{\text{rise}}$$

$$\boxed{\text{o/p. Rise A.T.} = \text{input Rise A.T.} + \text{Rise delay}}$$


$$\text{o/p A.T. (fall)} = t_2 + t_{\text{fall}}$$


$$\boxed{\text{o/p. fall. A.T.} = \text{input fall A.T.} + \text{fall delay}}$$

### (2) multiple-input gate

$$\text{o/p A.T. (rise)} = \max(\text{input rise A.T.}) + \text{Rise delay}$$


$$\text{o/p A.T. (fall)} = \max(\text{input fall A.T.}) + \text{fall delay}$$





$$\text{o/p rise A.T.} = \max(3, 5) + 2 = 5 + 2 = 7$$

$$\text{o/p fall A.T.} = \max(\underline{4}, \underline{3}) + \underline{4} = 4 + 4 = 8$$




Input A.T. (Rise/fall)

Given Parameters (1) Output A.T (Rise/Fall) (2) Rise delay / Fall delay

① Inverting - type gates

(i) Single-input and Single-output





$$\text{input rise A.T.} = t_1 - t_{\text{fall}}$$

$$\text{input rise A.T.} = \text{output fall A.T.} - \text{fall delay}$$

$$\text{input fall A.T.} = t_2 - t_{\text{rise}}$$

$$\text{input fall A.T.} = \text{output rise A.T.} - \text{Rise delay}$$






(ii) Multiple-Fan-out connected to o/p pin of the gates

input Rise A.T. =  $\text{Min}(\text{output fall A.T.}) - \text{fall delay}$


input fall A.T. =  $\text{Min}(\text{Output rise A.T.}) - \text{Rise delay}$

Ex:-)



input Rise A.T. (a or b) =  $\min(4, 3) - 1 = 3 - 1 = 2$

input fall A.T. (a or b) =  $\min(3, 5) - 2 = 3 - 2 = 1$



## Non-Inverting gates :

### (1) Single-input and Single-output :



$$i/p \text{ rise A.T.} = (t_1) - t_{rise}$$

$$i/p \text{ rise A.T.} = o/p \text{ Rise A.T.} - \text{Rise delay}$$



$$i/p \text{ fall A.T.} = t_2 - t_{fall}$$

$$i/p \text{ fall A.T.} = o/p \text{ fall A.T.} - \text{fall delay}$$


### (2) Multiple-Fan-Out

$$i/p. \text{ rise A.T.} = \min(o/p. \text{ Rise A.T.}) - \text{Rise delay}$$

$$i/p \text{ fall A.T.} = \min(o/p \text{ fall A.T.}) - \text{fall delay}$$



Ex




$$i/p \text{ Rise A.T.} = \text{Min (o/p. Rise A.T.)} - \text{Rise delay}$$

$$= \text{Min}(\underline{3}, \underline{5}) - 2 = 3 - 2 = 1$$

$$i/p. \text{ fall A.T.} = \text{Min (o/p. fall A.T.)} - \text{fall delay}$$

$$= \text{Min}(4, 3) - 1 = 3 - 1 = 2$$

$$i/p \text{ (Rise/fall) A.T.} = (1/2)$$



# Thank You

