

## Week 1

1. What is the current generated from an PMOS transistor of Width 400 nm, for a 65 nm technology node (channel length = 50nm) considering mobility of 40 cm<sup>2</sup>/V-sec. Consider the PMOS is biased to V<sub>ds</sub> of -1V, and V<sub>gs</sub> of -1V. The current for a PMOS of 200 nm Width is 128.9  $\mu$ A.

a) 257.8  $\mu$ A

b) 128.9  $\mu$ A

c) 112.8  $\mu$ A

d) 688.9  $\mu$ A

e) 128.9 mA

f) 112.8 mA

g) 688.9 mA

h) 257.8 mA

2. What is the V<sub>ds</sub>-saturation voltage for an NMOS transistor of 400 nm width, and biased with V<sub>ds</sub> of 0.5V, and V<sub>gs</sub> of 1V, for 65 nm technology short channel current model ?

a) 0.55 V

b) 0.85 V

c) 0.418 V

d) 0.35 V

e) 0.87 V

f) 0.57 V

g) 0.7 V

h) 0.2 V

3. As  $V_{gs}$  varies from  $V_{gs} < 0$  to  $V_{gs} > V_t$ , what is the correct sequence of the mode of operation?

- a) Depletion  $\rightarrow$  Inversion  $\rightarrow$  Accumulation
- b) Accumulation  $\rightarrow$  Inversion  $\rightarrow$  Depletion
- c) Accumulation  $\rightarrow$  Depletion  $\rightarrow$  Inversion
- d) Inversion  $\rightarrow$  Accumulation  $\rightarrow$  Depletion

4. What are the non-ideal effects seen in a MOS due to short channel?

- a) Velocity saturation leading to higher  $I_{ds}$  for higher  $V_{ds}$
- b) Velocity saturation leading to lower  $I_{ds}$  for higher  $V_{ds}$
- c) Mobility degradation of charge carriers leading to lower  $I_{ds}$  for higher  $V_{gs}$
- d) Mobility degradation of charge carriers leading to higher  $I_{ds}$  for higher  $V_{gs}$

5. For  $V_{ds} \gg 0$ ,  $V_d \gg V_s$ , which of the following is true

- a) For  $V_{gs} < V_t$ , there is a current through the channel
- b) For  $V_{gs} > V_t$ , there is no current through the channel
- c) For  $V_{gs} > V_t$ , there is a constant current through the channel, when  $V_{ds} \geq V_{gs} - V_{th}$
- d) For  $V_{gs} > V_t$ , there is a constant current through the channel, when  $V_{ds} < V_{gs} - V_{th}$

6. Calculate the effective mobility of a pMOS transistor for 65nm technology node.  $V_{gs} = 0.9$  V,  $V_t = 0.3$  V,  $t_{ox} = 1.05$  nm

- a.  $36.37 \text{ cm}^2/\text{V-sec}$
- b.  $95.7 \text{ cm}^2/\text{V-sec}$
- c.  $38.51 \text{ cm}^2/\text{V-sec}$
- d.  $34.65 \text{ cm}^2/\text{V-sec}$

7. Which of the following is/are true?

a)  $L_{eff}$  varies with  $V_{ds}$ , hence current varies (increases) post saturation in short channel

b) If  $V_{gs} - V_t \gg V_c$ ,  $V_{ds}$  sat is achieved due to pinch-off effect

c) Slope of  $I_{ds}$  post saturation is dependent on  $r_o$  (output resistance)

d) None of the above

8. Calculate values for  $V_{c-p}$  for 65 nm technology node (saturation velocity =  $10^7$  cm/sec,  $V_{gs} = 0.9$  V,  $V_t = 0.3$  V,  $t_{ox} = 1.05$  nm,  $L = 50$  nm)

a) 2.456 V

b) 2.1996 V

c) 2.077 V

d) 2.354 V

9. Mobility degradation observed in short channel mos devices is due to

a) decrease in channel length

b) decrease in oxide thickness

c) velocity saturation

d) Pinch off at drain region

e) increase in oxide thickness

f) Threshold voltage decreases

g) Threshold voltage increases

h) increase in channel length

10. Which of the following is true?

- a.  $V_{th}$  increases with increase in source-body potential
- b.  $V_{th}$  decreases with increase in source-body potential
- c.  $V_{th}$  increases with decrease in source-body potential
- d.  $V_{th}$  decreases with decrease in source-body potential

**Solutions:**

1) a. 257.8  $\mu A$

Considering all the other parameters for both the mosfet to be same, current is directly proportional to the width.

$$I = 2 * 128.9 = 257.8 \mu A$$

2) c. 0.418 V

$$V_{ds,sat} = V_c(V_{gs}-V_t) = 0.418$$

$$V_c + V_{gs} - V_t$$

3) c

When  $V_{gs} < 0$ , the opposite charge carriers are accumulated at the gate , hence MOS is in accumulation mode.

When  $V_t > V_{gs} > 0$ , the positive supply at the gate repels the charge carriers leaving the immobile ions at the gate, which is the depletion mode

When  $V_{gs} > V_t$ , the minority charge carriers move towards the gate forming a inducing path for current, which is the inversion mode

4) b,c

At high  $V_{ds}$ ,  $E_{ds}$  increases and the velocity of charge carriers ceases to increase with  $E_{ds}$ , hence we see lower  $I_{ds}$  than expected for higher  $V_{ds}$ .

Due to carrier scattering at oxide interface, majority carriers slow down in speed and hence lower  $I_{ds}$  than expected for higher  $V_{ds}$ .

5) C

When the mosfet is in saturation ,  $V_{ds} > V_{gs} - V_{th}$  and  $V_{gs} > V_{th}$ , there is a constant current flow

6) C.  $38.51 \text{ cm}^2/\text{V-sec}$

$$\mu_{effp} = 185 / \left(1 + \frac{V_{gs} + 1.5V_t}{0.338 * t_{ox}}\right) \text{ cm}^2/\text{V-sec}$$

7) a,c

In short channel MOS, in saturation region, when  $V_{ds}$  is very high, the depletion region near drain increases and shortens the effective channel length, because of which current increases. This increase in current, has a slope which is dependent on output resistance.

8) C

$$V_{cp} = E_{c-p} * L$$

$$E_{cp} = \frac{2 * V_{sat}}{\mu_{effp}}$$

9) b

As the oxide thickness decreases, the vertical electric field due to the gate voltage increases, causing collision of charge carriers at Si-SiO<sub>2</sub> interface. This causes mobility degradation.

10) a

$V_{th}$  increases with increase in source-body potential

As we apply more  $V_{sb}$ , it creates more depletion region near source and hence requires for  $V_{gs}$  to create channel between source and drain, hence  $V_{th}$  increases.