





VLSI Physical Design with Timing Analysis

Lecture – 15: STA considering OCV and CRPR (Setup check)

Bishnu Prasad Das

Department of Electronics and Communication Engineering



Contents

- Launch FF and Capture FF
- Max. timing analysis (Setup check) without variation
- Max. timing analysis (Setup check) with on-chip variation (OCV)
- Max. timing analysis (Setup check) with OCV + CRPR










FF2 - Capture FF



Data Arrival time = Launch Clk Path + Max Data Path

Data Required time = Clock Period + Captale Clock Path - tsetup (FF2)

For Setup time check

Data arrival time & Data Required time





In general case (with clock butter in clock tree)

DAT & DRT

Launch ClkPath + Monx Data Path & Clock Period + Capture Clock Path - tsetup - 1

Special Case (No butter in clock tree) - Ideal and "

lamch Clk Path = 0 Capture Clk Path = 0

Max Data Path < clock Period - t setup

- > tclk2q + tcomb < Tak tsetup
- => tclk2q + tcomb + tsetup < Tclk



Slack = How much delay margin we have?

We have Min clock period / Max clock frequency

We have extra Margin






Case I (without Variation)

DRT =
$$\frac{7.2}{-}$$
 + 2.6 - 0.5 = 9.3 ns

Tak



$$= 9.3 - 8.4 = 0.9$$
ns

Slack is the

and setup requirement

is satisfied





Case II (with OCV) - On-chip Variation — local variation (inside the same die)

tsetup and thold

launch Clk Path = 2.4 ns x 1.1 = 2.64ns

$$DAT = 2.64 + 6.6 = 9.24 \text{ ns}$$





Case II (with OCV + CRPR)

CRPR - Clock Reconvergent Pessimism Removal.

CPP - is the delay difference along this common

Portion of the clock tree due to the different denating

for launch and capture clock toths

CPP = latest A.T @ common point - Earliest A.T @ common Point

 $= (1.5_{N} \times 1.1 - 1.5_{N} \times 0.85) = 0.375_{N}$

Slack = -0.355ns + 0.375ns = 0.02ns = 20ps

Now Slack is the . => No setup violation

Slack = DRT - DAT

Slack (OCV + CRPR)

= Slack (OCV) + CPP





Thank You





