





VLSI Physical Design with Timing Analysis

Lecture – 10: Delay Parameters of Sequential Circuit

Bishnu Prasad Das

Department of Electronics and Communication Engineering



Contents

- Sequential Circuits
- Delay Parameters of Sequential Circuits
 - (1) Setup time (2) Hold time and (3) Clock-to-Q delay
- Reason of Setup time in a Flip-flop
- Reason of Hold time in a Flip-flop








Sequential Circuits (D Flip-flop (FF) (Edge-triggered) Latch Clevel triggered) Latch FF CIN PIK tre edge-triggered FF Positive-transparent FF CIK clK B







FF has two latches

() Master Latch (1st stage)

(2) Slave latch (2nd stage)

FF is a tre-edge triggered

in this case.

In 1st stage, CIK=0; it samples the input 'D', Hence it -ve Latch.

In 2nd stage, CIK=1, it samples the value in 'Qm, Hence it is the Latch.











- 2) Hold time
- 3 telk2q delay
















Reason for Setup Time











Reason for Hold Time















Thank You





