



IIT ROORKEE



NPTEL ONLINE  
CERTIFICATION COURSE

# VLSI Physical Design with Timing Analysis

## Lecture – 14: Timing Constraints in Sequential Circuit with Clock jitter

Bishnu Prasad Das

Department of Electronics and Communication Engineering




# Contents

- What is clock Jitter?
- Max. timing analysis ( Setup check) with Clock Jitter
- Min. timing analysis ( Hold Check) with Clock Jitter
- Sources of Clock skew and Jitter



## What is clock jitter?


① Clock jitter is basically a temporal variation of clock arrival time  
↓  
w.r.t. to time




② Clock period will increase or decrease with time  
↑                      ↑  
( $T_{clk} + 2t_{jitter}$ )    ( $T_{clk} - 2t_{jitter}$ )

③ Cycle-to-cycle jitter  $\Rightarrow$  Timing varying deviation of a single clock period.

④ It can be modelled using a zero mean random variable.



## Max timing Analysis with jitter




Case I (without jitter)  $\rightarrow$  FF1 samples at edge ②  
 FF2 " at edge ⑤  $\rightarrow T_{clk}$

$$T_{clk} \geq t_{clk2q}^{max} + t_{comb}^{max} + t_{setup}$$

Case II (with jitter)  $\rightarrow$  FF1 samples at edge ③  $\leftarrow$  late  
 FF2 " " " ④  $\leftarrow$  early  $\rightarrow T_{clk} - 2t_{jitter}$

$$T_{clk} - 2t_{jitter} \geq t_{clk2q}^{max} + t_{comb}^{max} + t_{setup}$$



$$T_{clk} \geq t_{clk2q}^{max} + t_{comb}^{max} + t_{setup} + 2t_{jitter}$$



$T_{clk}$  will be increase by  $2t_{jitter}$

$$T_{clk} \uparrow \Rightarrow f_{clk} \downarrow$$

## Min. Timing analysis with jitter



Case I (without jitter) : Edge ② is considered by FF1 and FF2

$$thold \leq t_{clk2q}^{min} + t_{comb}^{min}$$


Case II (with jitter) : FF1 should sample at edge ① } Worst case  
FF2 " " " " ③ } condition

$$thold \rightarrow (thold + 2t_{jitter})$$

$$thold + 2t_{jitter} \leq t_{cq}^{min} + t_{comb}^{min}$$

$$thold \leq t_{clk2q}^{min} + t_{comb}^{min} - 2t_{jitter}$$



degrade  
the hold  
requirement



## Sources of skew and jitter:


### Clock jitter


- ① Clock generation  $\rightarrow$  PLL  $\rightarrow$  VCO  $\rightarrow$  clock jitter  
 $\rightarrow$  crystal
- ② Power Supply variation  $\rightarrow$  clock generation circuit  $\rightarrow$  clock jitter
- ③ Coupling to Adjacent lines — clock jitter.



### Clock skew

- ① Interconnect variation.
- ② Device or Process Variation (Within die) — (i) RDP (ii) LER (iii) OTV
- ③ Capacitive load variation.
- ④ Temperature variation (clock jitter and skew)





Sources of clock uncertainty

Source : Digital Integrated Circuits: A Design Perspective by Jan Rabaey, Anantha Chandrakasan, Borivoje Nikolic

# Thank You

