



IIT ROORKEE



NPTEL ONLINE  
CERTIFICATION COURSE

# VLSI Physical Design with Timing Analysis

## Lecture – 11: Timing Analysis in Sequential Circuit


Bishnu Prasad Das

Department of Electronics and Communication Engineering




# Contents

- Setup time and hold time
- Maximum timing analysis ( Setup check)
- Minimum timing analysis ( Hold Check)
- Impact of Process corner on setup and hold Violation
- Solve the issues of setup and hold violation in a manufactured chip




## FF delay Parameters

- (1)  $t_{\text{setup}} = \text{setup time}$
- (2)  $t_{\text{hold}} = \text{hold time}$
- (3)  $t_{\text{ccq}} = t_{\text{cq}}^{\min} = \text{Contamination delay bet}^n \text{ clk and } q \text{ (Min)}$
- (4)  $t_{\text{pcq}} = t_{\text{cq}}^{\max} = \text{propagation delay bet}^n \text{ clk and } q \text{ (Max)}$
- (5)  $t_{\text{cd}} = t_{\text{comb}}^{\min} = \text{contamination delay of the combinational circuit (Min)}$
- (6)  $t_{\text{pd}} = t_{\text{comb}}^{\max} = \text{propagation delay of the " " (Max.)}$




## Sequential Circuits

① Finite state machines (FSM)




② Pipelined Design



③ Shift registers

④ Counters



$t_{pd}$  - Logic Propagation Delay

$t_{cd}$  - Logic Contamination Delay


$t_{pcq}$  - Latch/Flop Clock-to-Q Propagation Delay

$t_{ccq}$  - Latch/Flop Clock-to-Q Contamination Delay

$t_{pdq}$  - Latch *D*-to-Q Propagation Delay

$t_{\text{setup}}$  - Latch/Flop Setup Time

$t_{\text{hold}}$  - Latch/Flop Hold Time





## Max. Timing Analysis

① 1- FF — ① setup time ② hold time ③ clk2q delay

② 2- FFs —

$$\begin{aligned} T_{clk} &\geq t_{cq}^{max} + t_{comb}^{max} + t_{setup} \\ T_{clk} &\geq t_{pcq} + t_{pd} + t_{setup} \end{aligned}$$



① Manufactured chip has setup violation.  
→ Slow down the clock speed.

$$\text{Max freq. (f}_{\text{max}}) = \frac{1}{T_{clk}}$$

① NMOS  $\rightarrow (S, T, F)$


② PMOS  $\rightarrow (S, T, F)$

Types of corners are (1) SS (slow slow) (2) TT (3) FF (4) FS (5) SF

③ Temperature

④ voltage

Max timing analysis  $\rightarrow$  SS corner




## Minimum Timing Analysis (Hold check)

① Hold time


②  $t_{ccq} = t_{cq}^{\min}$

③  $t_{cd} = t_{comb}^{\min}$



① setup time <sup>check</sup> → 2 clock edges

② hold time check → 1 clock edges



③ hold check → FF corner



④ Fixing hold violation -

Increase the delay of combinational path



Buffer insertion.

⑤ Manufactured chip has hold violation





# Thank You

