





# **VLSI Physical Design with Timing Analysis**

**Lecture – 8: Timing Arcs and Unateness** 

**Bishnu Prasad Das** 

**Department of Electronics and Communication Engineering** 



### **Contents**

- Definition of Timing arcs
- Source Pin and Sink pin
- Unatenesss
  - (1) Positive Unate,
  - (2) Negative Unate
  - (3) Non-Unate
- Use of Unateness








### Timing Arcs


- It is defined as the relationship between 2-pins of a logic gate
- 97 is useful for the STA tools to do timing analysis
- It is basically a part of the timing path
- Two types (1) cell Arcs (2) net Arcs







#### Source Pin and Sink Pin



For gate G1, B and C are source pin and O2 is the sink pin For gate G2, A and O2 are source pin and O1 is the sink pin In case of cell Arcs; input pins are source pin Output pins case sink pin

In case of net Arcs; output pin of cell are source pin input pin of the cells are sink pin





#### Unateness

Each timing Arcs has a timing sense.

Change in the output transition wiret input transition.

## (1) Positive Unate


input signal is "Rising" -> Output signal is "rising" or No change.

Bubben (i)

(ii)







AND gate has 4 timing Arcs





(2) Negative Unate

input Signal is "rising" -> Output Signal is "falling" or no change

input " " "falling" -> " " is "rising" or no change


(i) Invertee


2 timing Arcs






(ii) 2-input NAND gate









$$Y = \overline{A \cdot B} = \overline{A \cdot 0} = 1$$

$$B = 0$$

$$V = \overline{A \cdot B} = A \cdot 0 = 1$$





timing Arcs

Non-Unate gate

XOR gate

A=0

Positive unate

if A=0

Negative Unate

if A=1





```
pin (OUT) {
 max transition: 1.0;
 timing() {
  related pin : "INP";
  timing sense : negative unate;
  rise transition (delay template 3x3) {
    index 1 ("0.1, 0.3, 0.7"); /* Input transition */
    index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
    values ( /* 0.16 0.35 1.43 */ \
     /* 0.1 */ "0.0417, 0.1337, 0.4680", \
     /* 0.3 */ "0.0718, 0.1827, 0.5676", \
     /* 0.7 */ "0.1034, 0.2173, 0.6452");
  fall transition (delay template 3x3) {
    index 1 ("0.1, 0.3, 0.7"); /* Input transition */
    index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
    values ( /* 0.16 0.35 1.43 */ \
     /* 0.1 */ "0.0817, 0.1937, 0.7280", \
     /* 0.3 */ "0.1018, 0.2327, 0.7676", \
     /* 0.7 */ "0.1334, 0.2973, 0.8452");
```

Source: Static Timing Analysis For Nanometer Designs: A Practical Approach by J. Bhasker and Rakesh Chadha








## Timing Arcs of Sequential Circuits

- (1) For Synchronous inputs
  - (i) Setup check Arc (Rising and falling)
  - (ii) Hold check Arc (Rising and falling)
- (2)) For asynchronous inputs (Reset)
  - (i) Recovery check arc
  - (ii) Removal check arc
- (3) For Synchronous outputs (Q, and Q)
  - (i) clock-to-output propagation delay (rising and falling)





























Source: Static Timing Analysis For Nanometer Designs: A Practical Approach by J. Bhasker and Rakesh Chadha







# **Thank You**





