





VLSI Physical Design with Timing Analysis

Lecture – 9: Delay Parameters of Combinational Circuits

Bishnu Prasad Das

Department of Electronics and Communication Engineering



Contents


- Combinational Circuits
- Delay Parameters of Logic gate
 - (1) Propagation Delay and (2) Transition time
- Delay of Timing path







Combinational Circuits



case 1 tpulse > tinv, then the pulse will appear at the sutput of the gate

Case II toulse < tiny, then the pulse will not appear at the output

This property of the logic gate is called interial delay property





Propagation Delay of Combinational Circuits:

of logic gate

•It is measured between the 50% transition points of the input and output waveforms.










Types of Propagation Delay

•Rise Propagation Delay (Tplh) = The signal-delay time between 50% of the input and 50% of

the output when the output changes from low to high level.

•Fall Propagation Delay (Tphl) = The signal-delay time between 50% of the input and 50% of

the output when the output changes from high to low level.




Average propagation delay tp =(Tphl + Tplh)/2













Non-inverting gate










Rise transition delay

•The time taken by the signal to rise from 10% (20%) to 90% (80%) of its maximum value.

Fall transition delay

•The time taken by the signal to fall from 90% (80%) to 10% (20%) of its maximum value.









f (CL, input transition time) Cell fall = f (Cz, input fall transition time) (3) Output transition time y output Cell fall or tphl = f CCL, input rise transition time) Output transsition time (Rise) = + (CL, input fall transition time) 1) // (fall) = f (CL input rise transition time)











```
· lib -> used expensively in STA
         pin (OUT) {
           max transition: 1.0;
                                      · tplh or trise
           timing() {
            related pin : "IND1";
            timing sense: negative unate;
            cell rise delay template 3x3) {
             index 1 ("0.1, 0.3, 0.7"); /* Input transition */
             index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
             values ( /* 0.16 0.35 1.43 */ \
               /* 0.1 */ "0.0513, 0.1537, 0.5280", \
               /* 0.3 */ "0.1018, 0.2327, 0.6476", \
               /* 0.7 */ "0.1334, 0.2973, 0.7252");
                                                        -toho or trall
            cell fall (delay template 3x3) {
             index 1 ("0.1, 0.3, 0.7"); /* Input transition */
             index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
             values ( /* 0.16 0.35 1.43 */\
               /* 0.1 */ "0.0617, 0.1537, 0.5280", \
               /* 0.3 */ "0.0918, 0.2027, 0.5676", \
               /* 0.7 */ "0.1034, 0.2273, 0.6452");
Source: Static Timing Analysis For Nanometer Designs: A Practical Approach by J. Bhasker and Rakesh Chadha
```







```
pin (OUT) {
                                                     - Output Signal Rise transition
                      max transition: 1.0;
                      timing() {
                        related pin : "INP"
                        timing sense : negative unate;
                        rise transition delay_template_3x3) {
                         index 1 ("0.1, 0.3, 0.7"); /* Input transition */
                         index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
                         values ( /* 0.16
                                                0.35
                                                        1.43 */\
                           /* 0.1 */ "0.0417, 0.1337, 0.4680", \
                           /* 0.3 */ "0.0718, 0.1827, 0.5676", \
                           /* 0.7 */ "0.1034, 0.2173, 0.6452");
                                                                  - Output signal fall transition.
                        fall transition delay template 3x3) {
                         index 1 ("0.1, 0.3, 0.7"); /* Input transition */
                         index 2 ("0.16, 0.35, 1.43"); /* Output capacitance */
                                                 0.35
                         values ( /* 0.16
                                                          1.43 */\
                           /* 0.1 */ "0.0817, 0.1937, 0.7280", \
                           /* 0.3 */ "0.1018, 0.2327, 0.7676", \
                           /* 0.7 */ "0.1334, 0.2973, 0.8452");
Source: Static Timing Analysis For Nanometer Designs: A Practical Approach by J. Bhasker and Rakesh Chadha
```









Trise =
$$2 + 4 + 6 = 12$$

Tray = $3 + 4 + 3 = 10$















	_













Thank You





