

## Week 2

Q1. For an Inverter of 2:1 size, evaluate the current when an input voltage of 2 V is applied for a 5V rail voltage. Consider  $V_t$  for NMOS, and PMOS as 0.3 V, and -0.3 V respectively, and Widths of 100 nm, and 200 nm for NMOS and PMOS transistors, with channel length of 50 nm,  $t_{ox}=1.05$  nm and mobility of 80 cm<sup>2</sup>/v-sec, and 40 cm<sup>2</sup>/v-sec for NMOS and PMOS transistors.

- a) 128  $\mu$ A
- b) 256  $\mu$ A
- c) 512  $\mu$ A
- d) 760 mA
- e) 128 mA
- f) 760  $\mu$ A
- g) 1.28 mA
- h) 7.60 mA

Q2. For a skewing ratio of 0.30 for a 65 nm technology node with a rail voltage of 1 V as per the long-channel model, which is the more appropriate statement ?

- a) Threshold-voltage of inverter is 0.5 V.
- b) Threshold-voltage of inverter is 1 V.
- c) Threshold-voltage of inverter is 0 V.
- d) Threshold-voltage of inverter falls in between 0.5 and 1 V
- e) Threshold-voltage of inverter falls in between 0.5 and 0 V
- f) Threshold-voltage of inverter is above 1 V
- g) Threshold-voltage of inverter is below 0 V
- h) Threshold-voltage of inverter is 0.3 V

Q3. For an inverter designed to have a threshold voltage of 0.636 V for a rail voltage of 1 V in a 65 nm technology node, which of the following is the most appropriate statement related to the designed inverter ?

- a) The inverter is unskewed

- b) The inverter is asymmetric
- c) The inverter is low skewed
- d) The inverter is continuously switching
- e) The inverter noise margin remains similar to the unskewed inverter's.
- f) The inverter shows ZERO short-circuit power.
- g) The inverter shows ZERO dynamic power.
- h) The inverter is high skewed.**


Q4. For an N-cascaded NMOS pass transistors where all the gates are tied to 1V, and 0.9V is applied as an input, what is the output of the cascaded N-Pass transistors?

- a)  $(0.9N)$  V.
- b)  $(N)$  V
- c) 0.7 V**
- d) 0.3 V
- e) -0.7 V
- f) -0.3 V
- g) 1.3 V
- h) 1.7 V

Q5. For an N-cascaded PMOS pass transistors where all the gates are tied to 0V, and 0.9V is applied as an input, what is the output of the cascaded N-Pass transistors?

- a) 0.9N.
- b) N
- c) 0.7V
- d) 0.3V
- e) -0.7V
- f) -0.3V
- g) 1.3V
- h) 0.9V**


Q6.



What is  $V_a$  for  $V_g > 0.3$ ? Assume  $V_t = 0.3$  for both nMOS and pMOS

- a)  $V_a = V_{dd} - V_{tp}$
- b)  $V_a = V_{tp}$
- c)  $V_a = V_{dd}$
- d)  $V_a$  is floating

Q7) In the provided inverter characteristics figure, which parameters should be plotted on the X and Y axes to represent the observed characteristics, and identify the operating regions of PMOS and NMOS transistors at Point-4?



- |                   |                |                               |                  |
|-------------------|----------------|-------------------------------|------------------|
| a) Y: $V_{out}$ , | X: $V_{in}$ ,  | At Point-4: PMOS: Saturation, | NMOS: Linear     |
| b) Y: $V_{in}$ ,  | X: $V_{out}$ , | At Point-4: PMOS: Saturation, | NMOS: Saturation |
| c) Y: $I_{ds}$ ,  | X: $V_{in}$ ,  | At Point-4: PMOS: Linear,     | NMOS: Saturation |
| d) Y: $V_{in}$ ,  | X: $I_{ds}$ ,  | At Point-4: PMOS: Cut-off,    | NMOS: Linear     |
| e) Y: $V_{out}$ , | X: $I_{ds}$ ,  | At Point-4: PMOS: Saturation, | NMOS: Linear     |
| f) Y: $I_{ds}$ ,  | X: $V_{in}$ ,  | At Point-4: PMOS: Saturation, | NMOS: Linear     |

g) Y: $I_{ds}$ ,	X: $V_{out}$ ,	At Point-4: PMOS: Linear,	NMOS: Saturation
h) Y: $I_{ds}$ ,	X: $V_{out}$ ,	At Point-4: PMOS: Saturation,	NMOS: Linear

Q8. Employing the short-channel current model, calculate the threshold voltage of an inverter functioning at a nominal voltage of 1 volt. The system exhibits a PMOS width to NMOS width ratio of 2:5, a NMOS velocity saturation ratio to PMOS velocity saturation ratio of 2:4, and possesses threshold voltages of 0.3 volts for both the PMOS and NMOS transistors.

- a) 0.585
- b) 0.325
- c) 0.174
- d) 0.744**
- e) 0.779
- f) 0.4
- g) 0.625
- h) 0.8

Q9. N stacked series nMOS transistors with each dimension (w,L) can be equivalently be represented by

- a) w,NL**
- b) w/N, L**
- c) w/N,NL
- d) Nw,L/N

Q10. In a transmission gate, when the supply is ramped from 0 to  $V_{dd}$ , which of the following is true?

- a) From 0  $\rightarrow$   $V_{dd}-V_t$ , nMOS ON,  $V_{dd}-V_t \rightarrow V_{dd}$ , pMOS ON**
- b) From 0  $\rightarrow$   $V_{dd}-V_t$ , pMOS ON,  $V_{dd}-V_t \rightarrow V_{dd}$ , nMOS OFF**
- c) From 0  $\rightarrow$   $V_{dd}-V_t$ , pMOS ON,  $V_{dd}-V_t \rightarrow V_t$ , nMOS ON
- d) From  $V_{dd}-V_t \rightarrow V_{dd}$ , nMOS OFF, pMOS OFF

Solutions:

1. f

For the given values, nMOS is in saturation and pMOS is in linear


Using the nMOS saturation current equation,  $i_{ds\ sat} = \mu_n C_{ox} (w/2 * L) (V_{gs} - V_{th})^2$ ,  $I_d$  in inverter is 760  $\mu A$

2. e


$$V_{in} = \frac{(V_{dd} + V_{tp})\sqrt{\gamma} + V_{tn}}{1 + \sqrt{\gamma}}$$

3. h

4. c. 0.7 V nmos passes weak 1



5. h. 0.9 V



6. C

For  $V_g > 0.3$ , nMOS is ON, nMOS passes strong 0, so gate of pMOS is at 0  
Then for the pMOS, pMOS passes strong 1, so  $V_a = V_{dd}$

7. G

The plot represents  $I_{ds}$  vs  $V_{ds}$  characteristics of an inverter  
point 4 is the point where input is close to 0 and output is close to  $V_{dd}$ , with nMOS in saturation and pMOS in linear

8. D

$$r = \frac{W_p V_{sat-p}}{W_n V_{sat-n}}$$

$$W_p/W_n = 2/5 = 0.4$$

$$V_{sat-n}/V_{sat-p} = 2/4 \Rightarrow V_{sat-p}/V_{sat-n} = 4/2 = 2$$

$$r = 0.4 \times 2 = 0.8$$

$$V_{inv} = \frac{r(V_{dd} + V_{tp}) + V_{tn}}{1 + r}$$

$$V_{inv} = (0.8 \times [1 + 0.3] + 0.3) / (1 + 0.8) = 0.744$$

9. A,b

10. A,b

pMOS conducts from 0 to  $V_{dd}$  whereas nMOS conducts only from 0 to  $V_{dd} - V_t$