



IIT ROORKEE



NPTEL ONLINE
CERTIFICATION COURSE

VLSI Physical Design with Timing Analysis

Lecture – 15: STA considering OCV and CRPR (Setup check)

Bishnu Prasad Das

Department of Electronics and Communication Engineering




Contents

- Launch FF and Capture FF
- Max. timing analysis (Setup check) without variation
- Max. timing analysis (Setup check) with on-chip variation (OCV)
- Max. timing analysis (Setup check) with OCV + CRPR



FF1 - launch FF

FF2 - Capture FF




$$\text{Data Arrival time} = \text{LaunchCLKPath} + \text{MaxDataPath}$$

$$\text{Data Required time} = \text{ClockPeriod} + \text{CaptureClockPath} - t_{\text{setup}}(\text{FF2})$$

For Setup time check

$$\text{Data arrival time} \leq \text{Data Required time}$$



In general case (with clock buffer in clock tree)
 $DAT \leq DRT$

$$\text{Launch ClkPath} + \text{Max DataPath} \leq \text{ClockPeriod} + \text{Capture ClockPath} - t_{\text{setup}} \quad \text{--- ①}$$

Special Case (No buffer in clock tree) \leftarrow Ideal condⁿ


$$\text{Launch ClkPath} = 0$$

$$\text{Capture ClkPath} = 0$$

$$\text{Max DataPath} \leq \text{ClockPeriod} - t_{\text{setup}}$$

$$\Rightarrow t_{\text{clk2q}}^{\text{max}} + t_{\text{comb}}^{\text{max}} \leq T_{\text{clk}} - t_{\text{setup}}$$

$$\Rightarrow t_{\text{clk2q}}^{\text{max}} + t_{\text{comb}}^{\text{max}} + t_{\text{setup}} \leq T_{\text{clk}} \quad \text{--- ②}$$



Slack = How much delay margin we have?

$$\text{Slack} = \text{DRT} - \text{DAT}$$

Case I

If Slack = 0, $\Rightarrow \text{DRT} = \text{DAT}$

We have Min clock period / Max clock frequency


Case II

If Slack is +ve,

We have extra Margin


Case III

If Slack is -ve, \Rightarrow setup violation.



Ex: 1

$$T_{clk} = 7.2 \text{ ns} ; t_{setup} = 0.5 \text{ ns}$$



Case I (without variation)

$$\text{Launch Clock Path} = 1.5 \text{ ns} + 0.9 \text{ ns} = 2.4 \text{ ns}$$

$$\text{Max Data Path} = 6 \text{ ns}$$

$$\text{Capture CLK Path} = 1.5 \text{ ns} + 1.1 \text{ ns} = 2.6 \text{ ns}$$

$$t_{setup} = 0.5 \text{ ns}$$

$$DAT = 2.4 + 6 = 8.4 \text{ ns}$$

$$DRT = \frac{7.2}{T_{clk}} + 2.6 - 0.5 = 9.3 \text{ ns}$$

$$\text{Slack} = DRT - DAT$$

$$= 9.3 - 8.4 = 0.9 \text{ ns}$$

Slack is +ve
and setup requirement
is satisfied

Case II (with OCV) - On-chip Variation — local variation (inside the same die)

set-timing-derate -early 0.85

set-timing-derate -late 1.1

set-timing-derate -late 1.05 - cell-check \swarrow
 t_{setup} and t_{hold}

$$\text{Launch Clk Path} = 2.4 \text{ ns} \times 1.1 = 2.64 \text{ ns}$$

$$\text{Max Datapath} = 6 \text{ ns} \times 1.1 = 6.6 \text{ ns}$$


$$\text{Capture Clock Path} = 2.6 \text{ ns} \times 0.85 = 2.21 \text{ ns}$$

$$t_{\text{setup}} = 0.5 \text{ ns} \times 1.05 = 0.525 \text{ ns}$$

$$\text{DAT} = 2.64 + 6.6 = 9.24 \text{ ns}$$

$$\text{DRT} = 2.21 \text{ ns} - 0.525 \text{ ns} + 7.2 \text{ ns} = 8.885 \text{ ns}$$

$$\text{Slack} = \text{DRT} - \text{DAT} = -0.355 \text{ ns} \leftarrow \text{Setup violation.}$$



Case III (with OCV + CRPR)

CRPR - Clock Reconvergent Pessimism Removal.

CPP - is the delay difference along this common portion of the clock tree due to the different derating for launch and capture clock paths

$$\begin{aligned} \text{CPP} &= \text{latest A.T @ common point} - \text{Earliest A.T @ common point} \\ &= (1.5\text{ns} \times 1.1 - 1.5\text{ns} \times 0.85) = 0.375\text{ns} \end{aligned}$$

$$\text{Slack} = -0.355\text{ns} + 0.375\text{ns} = 0.02\text{ns} = 20\text{ps}$$

Now Slack is +ve \Rightarrow No setup violation

$$\text{Slack} = \text{DRT} - \text{DAT}$$

$$\text{Slack}(\text{OCV} + \text{CRPR})$$

$$= \text{Slack}(\text{OCV}) + \boxed{\text{CPP}}$$



Thank You

