



IIT ROORKEE



NPTEL ONLINE
CERTIFICATION COURSE

VLSI Physical Design with Timing Analysis

Lecture – 10: Delay Parameters of Sequential Circuit

Bishnu Prasad Das

Department of Electronics and Communication Engineering



Contents


- Sequential Circuits
- Delay Parameters of Sequential Circuits
(1) Setup time (2) Hold time and (3) Clock-to-Q delay
- Reason of Setup time in a Flip-flop
- Reason of Hold time in a Flip-flop




Sequential Circuits

(1) Flip-Flop (FF)
(Edge-triggered)



(2) Latch
(Level triggered)




Latch Positive-transparent Latch



Edge-triggered FF






FF has two latches
 ① Master latch (1st stage)
 ② slave latch (2nd stage)
 FF is a +ve-edge triggered
 in this case.

On 1st stage, CLK=0; it samples the input 'D', Hence it -ve Latch.




On 2nd stage, CLK=1, it samples the value in ' Q_M ', Hence it is +ve Latch.




① Setup time (t_{setup})


② Hold time

③ $t_{\text{clk}2q}$ delay









Transmission gate




$clk = 1$ and $\overline{clk} = 0 \Rightarrow o/p = \text{delay version of } i/p$
 $clk = 0$ and $\overline{clk} = 1 \Rightarrow o/p$




Reason for Setup Time




Reason for Hold Time



- Case 1 : $T_{\text{Tx}} > T_{\text{initial}} \rightarrow$ hold time +ve
- Case 2 : $T_{\text{Tx}} = T_{\text{initial}} \rightarrow$ hold time is 0
- Case 3 : $T_{\text{Tx}} < T_{\text{initial}} \rightarrow$ hold time is -ve



Reason for Hold Time



$\text{clk} = 0$, T_1 and T_4 are 'ON'

T_2 and T_3 are 'OFF'

$\text{clk} = 0 \rightarrow 1$, T_1 and T_4 are 'OFF'

T_2 and T_3 are 'ON'

Case 1: $T_{\text{Tx}} > T_{\text{initial}} \rightarrow$ hold time is +ve

Case 2: $T_{\text{Tx}} = T_{\text{initial}} \rightarrow$ hold time is 0

Case 3: $T_{\text{Tx}} < T_{\text{initial}} \rightarrow$ hold time is -ve



Thank You

