001.	If at	a time A <sub>0</sub> and BHE (active low) both ar	e zer	o then, the chip(s) selected will be	С
	Α	RAM	В	ROM	
	С	RAM and ROM	D	ONLY RAM	
002.	How	many pins does the 8255 PPI IC conta	ains?		D
	Α	24	В	20	
	С	32	D	40	
003.		hich mode do all the Ports of the 8255	PPI w	ork as Input-Output units for data	В
	trans				
	Α	BSR mode	В	Mode 0 of I/O mode	
	С	Mode 1 of I/O mode	D	Mode 2 of I/O mode	_
004.		many bits of data can be transferred b			С
	_	ce at a time? or What is the size of inte			
	A	16 bits	В	12 bits	
005	C	8 bits	D *0:	32 bits	
005.		btain 16-bit data bus width, the two 4K		-	Α
	A	parallel	В	serial	
006	C If (or	both serial and parallel	D	neither serial nor parallel	С
000.		ddress line) A <sub>0</sub> =0 then, the status of ad			C
	Α	address is even and memory is in ROM	В	address is odd and memory is in ROM	
	С	address is even and memory is in	D	address is odd and memory is in	
		RAM		RAM	
007.	The	semiconductor memories are organize	d as _	dimension(s) of array of	В
	men	nory locations.			
	Α	one dimensional	В	two dimensional	
	С	three dimensional	D	four dimensional	
008.		ddress a memory location out of N mei	mory	locations, the number of address lines	Α
		ired is	_		
	A	log N (to the base 2)	В	log N (to the base 10)	
		log N (to the base e)	D	log (2N) (to the base e)	_
009.		C of 8255 can function independently		. In the state	С
	A	input port	В	output port	
040	C	either input or output ports	D	both input and output ports	_
010.		ne functions of the ports of 8255 are ac	nieve	d by programming the bits of an	С
	_	nal register called data bus control	D	road logic control	
	A C	control word register	B D	read logic control none of the mentioned	
011	_	data bus buffer is controlled by	D	none of the mentioned	В
011.	A	control word register	В	read/write control logic	ט
	C	data bus	D	none of the mentioned	
012	_	port that is used for the generation of h	_		D
· · _ ·	Α	port A	В	port B	
				P • · · · =	
040		•	D	port C Upper	
013.	С	port C Lower	D consid	port C Upper der the D6, D5 and D4 bits of the	Α
U13.	C In w	port C Lower hich of the following modes we do not o		•	Α
013.	C In w	port C Lower		•	Α
U13.	C In wl	port C Lower hich of the following modes we do not or rol word?	consid	der the D6, D5 and D4 bits of the	A
	C In who cont A C	port C Lower hich of the following modes we do not o rol word? BSR mode	consid B D	Mode 0 of I/O mode  Mode 2 of I/O mode	A C
	C In who cont A C	port C Lower hich of the following modes we do not o rol word? BSR mode Mode 1 of I/O mode	consid B D	Mode 0 of I/O mode  Mode 2 of I/O mode	
	C In who cont A C How	port C Lower hich of the following modes we do not o rol word? BSR mode Mode 1 of I/O mode many data lines in total are there in the	B D e 825	Mode 0 of I/O mode  Mode 2 of I/O mode 5 PPI IC?	
014.	C In who cont A C How A C	port C Lower hich of the following modes we do not o rol word? BSR mode Mode 1 of I/O mode many data lines in total are there in the 8 data lines	B D e 825 B D	Mode 0 of I/O mode Mode 2 of I/O mode 5 PPI IC? 32 data lines None of the above	
014.	C In who cont A C How A C In who cont In who cont a	port C Lower hich of the following modes we do not o rol word? BSR mode Mode 1 of I/O mode many data lines in total are there in the 8 data lines 24 data lines	B D e 825 B D	Mode 0 of I/O mode Mode 2 of I/O mode 5 PPI IC? 32 data lines None of the above	С

016.	C In wh	Mode 1 of I/O mode nich of the following modes of the 8255	D PPI,	Mode 2 of I/O mode only port C is taken into	Α
		ideration?	,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	Α	BSR mode	В	Mode 0 of I/O mode	
	С	Mode 1 of I/O mode	D	Mode 2 of I/O mode	
017.	In 82	251, Modem Control Block performs		·	С
	Α	Read and write operation	В	Converts Parallel data to serial format	
	С	communication between Modem and	D	for reset operation	
		USART		DI	_
018.		251, signal indicates to t			В
		mitter is ready to accept a new charact			
	A C	RXREADY	В	TXREADY	
010	_	DSR 251, RxD is a pin.	D	CIS	Α
019.	111 02 A	Input	В	Output	A
	C	Input or Output pin	D	no such pin exits	
020	_	251, two control words are present. What	_	•	Α
0_0.	A	Mode Instruction control word and	В	modem control word and command	•
	, ,	command instruction control word	_	instruction control word	
	С	Mode Instruction control word and	D	Mode Instruction control word only	
		stack instruction control word	_		
021.	In 80	86 microprocessor the following has th	e hia	hest priority among all type interrupts.	Α
	Α	NMI	В	DIV 0	
	С	TYPE 255	D	OVER FLOW	
022.	In 82	51, Transmit buffer block performs			В
	Α	Converts serial data to Parallel format	В	Converts Parallel data to serial format	
	С	reading operation	D	for receiving data	
023.		t is the purpose of blanking (BI) associa			Α
		turn ON the display B. To turn OFF th		•	
	_	tness of display D. To pulse modulate	_ `		
	A	B & C	В	A & D	
004		A&B		C&D	
024.		t does the RAM location at 44H indicate		<del>-</del>	Α
	Α	7-segment code for the third	В	7-segment code for the fourth	
	С	character  Display of solest and for third display	<b>D</b>	character  Display of colors and for fourth	
	C	Display of select code for third display	D	Display of select code for fourth	
025	The	popular technique that is used in the in	toara	display	С
UZJ.	A	successive approximation	В	dual slope integration	C
	C	successive approximation and dual	D	none	
	Ū	slope integration		110110	
026.	Whic	th is the ADC among the following?			D
	Α	AD 7523	В	74373	
	С	74245	D	ICL7109	
027.	The	conversion delay in successive approxi	matic	on of an ADC 0808/0809 is	В
	Α	100 milliseconds	В	100 microseconds	
	С	50 milliseconds	D	50 milliseconds	
028.	The	number of inputs that can be connected	d at a	time to an ADC that is integrated with	C
		essive approximation is		-	
	Α	4	В	2	
	С	8	D	16	
029.		input and output operations are respec	tively		С
	A C	read, read read, write	B D	write, write write, read	

030.		time taken by the ADC from the active active edge of EOC(end of conversion)	_	· · · · · · · · · · · · · · · · · · ·	С
	A	edge time	B	conversion time	
	C	conversion delay	D	time delay	
031.	_	251, which signal will decide transmission		•	В
	Α	Receiver Clock input	В	Transmitter Clock input	
	C	Clock	D	Reset	
032.	In 8	channel-ADC interface how many addr	ess li	nes needed to operate the start of	С
		ersion channels?		•	
	Α	1	В	2	
	С	3	D	4	
033.	The	device that is used to obtain an accura	te pos	sition control of rotating shafts in terms	С
	of ste	eps is			
	Α	DC motor	В	AC motor	
	С	Stepper motor	D	Servo motor	
034.	The	priority between the DMA channels req			С
	Α	timing and control block	В	program command control block	
	С	priority block	D	none of the mentioned	_
035.		n interface 8237 does not have any val	lid pe	nding DMA request then it is said to be	C
	in	A ations at a ta	<u> </u>	Deseive state	
	A	Active state	В	Passive state	
000	C	Idle state	D	Dual state	_
U36.		omplete a DMA transfer, a memory to r			С
	A C	a read from memory cycle a read from and write to memory	B D	a write to memory cycle a read to memory cycle	
	C	cycle	D	a read to memory cycle	
037	The	number of pulses required for one com	nlata	rotation of the shaft of the stepper	Α
037.		or is equal to the	picte	Totation of the shall of the stepper	^
	A	number of internal teeth on a rotor	В	number of internal teeth on a stator	
	C	number of internal teeth on a rotor	D	number of external teeth on a stator	
		and stator	_		
038.	A sir	nple scheme for rotating the shaft of a	stepp	er motor is called	С
	Α	rotating scheme	В	shaft scheme	
	С	wave scheme	D	none	
039.	To s	ave the DAC from negative transients t	he de	evice connected between OUT1 and	В
	OUT	2 of AD 7523 is			
	Α	p-n junction diode	В	Zener	
	С	FET	D	BJT	
040.		DAC 0800 has a settling time of	_		Α
		100 milliseconds	В	100 microseconds	
044	C	50 milliseconds	D , ,	50 microseconds	_
041.	_	ch interrupt mode can be used to handle			В
	A	Edge and Level Triggered Mode			
042	C	Poll Command	D oto in	Fully Nested Mode	D
U4Z.		ch register stores all the interrupt reque	SIS III	it in order to serve them one by one	В
	A	riority basis? Priority Resolver	В	Interrupt Request Register	
	C	Interrupt Mask Register	D	Interrupt Control logic	
043		A provides vectored interru		interrupt Control logic	В
U7J.	6258 A	Four	ριs. Β	Eight	ט
	C	Six	D	Seven	
044.	_	n non-specific EOI command is issued			Α
••	A	Reset the ISR	В	Set the ISR	•
	C	Reset the INTR	D	set the INTR	

U45.				nterrupts have equal priority in 8259?	A
		Automatic Rotation	В	Automatic End of Interrupt mode	
	С	End of Interrupt mode	D	Fully Nested Mode	_
046.	_	-		uld be level or edge triggered in 8259?	С
	A	Edge and Level Triggered Mode	В	Automatic End of Interrupt mode	
	С	Poll Command	D	Fully Nested Mode	_
047.	_	mode of 8237 in which the device trans		• • • •	В
	A	Block transfer mode	В	Single transfer mode	
	С	Demand transfer mode	D	Cascade mode	
048.		is the default operating mode in			D
	Α	Special Mask Mode	В	Automatic End of Interrupt mode	
	С	End of Interrupt mode	D	Fully Nested Mode	_
049.	In 80	951, when EA $$#39$ is held low, code is			C
	Α	Internal Program Memory Location	В	External Program Memory Location and Internal Program Memory Location	
	С	External Program Memory Location	D	Internal Program Memory Location and External Program Memory Location	
050.	In 80	51, when ALE=1 then what happens?			Α
	Α	Port 0 has address from A0-A7 and	В	Port 1 has address from A0-A7 and	
		data, Port 2 has address from A8-A15		data, Port 3 has address from A8-A15	
	С	Port 0 has address from A0-A7 and	D	Port 1 has address from A0-A7 and	
		data, Port 3 has address from A8-A15		data, Port 2 has address from A8-A15	
051.	Wha	t is pin no. 40 in 8051?			С
	Α	ground	В	reset	
	С	V <sub>CC</sub>	D	P2.2	
052		951, Program Counter stores Address o	of.		В
UJZ.	A	current instruction	" B	next instruction	
	C	previous instruction	D	cannot be determined	
053		th of the following is the features of 805	_	odimiot be determined	В
000.	A	16 bit bi-directional data bus	В.	16 bit address	
	C	32 bit data pointer	D	8 bit Stack pointer	
054.	_	951, which of the following is an Open of		•	Α
	Α	Port 0	В	Port 1	•
	C	Port 2	D	Port 4	
055.	_	259, the interrupt control logic			В
000.	A	manages interrupt acknowledge signals	В	manages priority of the interrupt	
	С	resets the 8259	D	manages the power supply	
056.	In a	cascaded mode, the number of vectore	ed inte	• •	В
	Α	8	В	64	
	С	16	D	32	_
057.	_	ch of the following Port in 8051 can be			В
	A	Port 0	В	Port 1	
050	С	Port 2	D	Port 3	
058.		many bytes are allocated for general F	-	=	Α
	A	80 bytes	В	32 Bytes	
050	C	16 Bytes	D	90 Bytes	_
U <b>5</b> 9.		951, TR1 and TF1 bits are present is in		Special Function register.	С
	A	IE TOOM	В	TMOD	
	С	TCON	D	SCON	
$\mathbf{U} \subset \mathbf{U}$	In 00		- دامی	has to be loaded into TMOD register.	D

	С	0101 0000B	D	0011 0000B	
061.	In 80	51, What is the value of over flow flag	when	we add two hexadecimal numbers	C
	_	-21H?			
	Α		В	2	
	_	0	D		_
062.		has timers/counters			В
		1, 8	В	2, 16	
063		3, 24 are the bits of the register PSW affects	D od if v	3,16	В
005.		PSW.4=0 and PSW.3=1		PSW.4=1 and PSW.3=1	Ь
		PSW.4=0 and PSW.3=0			
064.		51, the default address of Stack Pointe			Α
		07H	В	 08H	
	С	09H	D	10H	
065.	In 80	51, DAA command adds 6 to the nibbl	e if		В
	Α	If nibble become less than 9	В	CY=1 or AC=1 or if nibble become	
				greater than 9	
		If nibble become greater than 9			
066.		51, after performing addition the result			В
		B Register	В	Accumulator only	
067		Register	D	SP	В
067.		51, which of the following is the uncon JC	В	JZ	D
		JMP	D	JNC	
068.	_	porary Registers TMP1 and TMP2 can	_		В
	8051		20 G	200 cm, 27	
		Timer and control	В	ALU	
	С	Oscillator	D	PC incrementer	
069.	For p	erforming Serial Communication using	805°	1, which Special Function Register are	В
	used	?			
		IP .	В	Both SCON and TMOD	
		SCON only	D	TMOD only	
070.		51, priority of the interrupts can be cha	anged	by using special function	Α
	regis		D	IF	
		IP SCON	B D	IE TMOD	
071	_	51, which interrupt has highest priority	_	TMOD	Α
07 1.		IE0	: В	ITO	_
		IE1	D	Serial Interrupt	
072.	_		_		D
	111 00	51, which interrupt has least priority?			
		51, which interrupt has least priority? IE0	В	IT1	
	Α		B D	IT1 Serial Interrupt	
073.	A C In 80	IE0 IE1 51, To act as counter, the clock pulses	D	Serial Interrupt	Α
073.	A C In 80	IE0 IE1	D	Serial Interrupt taken from Clock pulses are sourced from	A
073.	A C In 80 A	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051	D are t B	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051	Α
	A C In 80 A	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051	D s are t B D	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined	
	A C In 80 A C In 80	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051 51, To act as Timer, the clock pulses a	D s are t B D are ta	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from	A B
	A C In 80 A C In 80	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051	D s are t B D	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from Clock pulses are sourced from	
	A C In 80 A C In 80 A	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051 51, To act as Timer, the clock pulses a P3.4 or P3.5 of 8051	D s are t B D are ta B	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from Clock pulses are sourced from oscillator of 8051	
074.	A C In 80 A C In 80 A	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051 51, To act as Timer, the clock pulses a P3.4 or P3.5 of 8051 P 3.0 or P3.1 of 8051	D s are t B D are ta B	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from Clock pulses are sourced from oscillator of 8051 cannot be determined	В
074.	A C In 80 A C In 80 A	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051 51, To act as Timer, the clock pulses a P3.4 or P3.5 of 8051 P 3.0 or P3.1 of 8051 ement I:8051 has built-in RAM and RO	D s are t B D are ta B	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from Clock pulses are sourced from oscillator of 8051	В
074.	A C In 80 A C In 80 A C State RAM	IE0 IE1 51, To act as counter, the clock pulses P3.4 or P3.5 of 8051 P 3.6 or P3.7 of 8051 51, To act as Timer, the clock pulses a P3.4 or P3.5 of 8051 P 3.0 or P3.1 of 8051	D are ta B D M Sta	Serial Interrupt taken from Clock pulses are sourced from oscillator of 8051 cannot be determined ken from Clock pulses are sourced from oscillator of 8051 cannot be determined	В

	С	Statement I is true and Statement II is false	D	Statement I is false and Statement II is true	
076.	INC	Alf this instruction is executed using 80	51 cc		В
		the execution of this instruction if A=FF			
	Α	100H	В	00H	
	С	01H	D	FFH	
077.	In 80	051, when CJNE statement is executed		flag is updated.	Α
	Α	CY	В	AC	
	С	No flag is updated	D	Overflow flag	
078.	In a	microcontroller to act as input port we lo	oad w		Α
	Α	FFH	В	00H	
	С	11H	D	22H	
079.	In a	microcontroller to act as output port we	load	withvalue.	В
	Α	FFH	В	00H	
	С	AAH	D	BBH	
080.	Whil	e programming the ADC0808/0809 IC v	what:	steps are followed?	В
	Α	select the analog channel, start the	В	select the analog channel, activate	
		conversion, monitor the conversion,		the ALE signal (L to H pulse), start	
		display the digital results		the conversion, monitor the	
		, , ,		conversion, read the digital results	
	С	select the analog channel, activate	D	select the channel, start the	
		the ALE signal (H to L pulse), start		conversion, end the conversion	
		the conversion, monitor the		,	
		conversion, read the digital results			
081.	In Al	DC0808/0809 IC which pin is used to se	elect	Step Size?	Α
	Α	Vref	В	Vin	
	С	Vref/2 & Vin	D	Vref/2	
082.	In 80	051, when serial communication is perfo	orme	d then which of the following flag has	Α
	to be	e monitored whether the data is transmi	tted o	or not?	
	Α	TI	В	RI	
	С	INTO	D	TF	
083.	Exte	rnal Interrupts are given from which por	t in 8	3051?	Α
	Α	P3.2 and P3.3 of 8051	В	P3.4 or P3.5 of 8051	
	С	P 3.0 or P3.1 of 8051	D	P3.6 or P3.7 of 8051	
084.	Wha	t do you mean by not bit addressable R	_		Α
	Α	Bit change is not possible	В	Bit change is possible	
	С	cannot be determined	D	Bit by bit operation can be performed	
				on it	_
085.	_	051, Which of the following SFR is not b			С
	A	IP	В	IE TOOM	
	С	PCON	D	TCON	_
086.		many times will the following loop exect 10HHERE: DJNZ R6, HERE END	cute u	Ising 8051 compiler? MOV	Α
	Α	10	В	14	
	С	12	D	13	
087.	Wha	t is described by this command: CJNE	A,#00	0001111b, ROW1	D
	Α	it masks the bit and then jumps to the	В	it makes the value of the accumulator	
		label where ROW1 is written		0FH and then jumps at the address	
				where ROW1 label is written	
	С	it compares the value of the	D	it compares the value of the	
		accumulator with 0FH and jumps to		accumulator with 0FH and jumps to	
		the location where ROW1 label is		the location where ROW1 label is	
		there if the value becomes equal		there if the value is not equal	
088.	To ic	dentify that which key is being pressed,	we n	eed to:	В

	Α	ground all the pins of the port at a time	В	ground pins of the port one at a time	
	С	connect all the pins of the port to the main supply at a time	D	Both B & C	
089.	Whic	thair supply at a time th of the following steps detects the key	/ in a	4*4 keyboard matrix about the key	D
000.		is being pressed?	ııı a	They bear a manife about the key	
	Α	masking of bits	В	ensuring that initially, all keys are	
		· ·		open	
	С	checking that whether the key is	D	all of the mentioned	
		actually pressed or not			
090.	Whic	ch of the following statements are true a	about	DAC0808?	Α
	Α		В	it has current as an output	
	_	conversion	_		
004	C	Both A & B	D	None of the mentioned	_
091.	_	t is the function of the SCLK pin in MAX			В
	Α	It is used to bring data in	В	It is used to bring data out and send	
	_	It is used to get output alook	<b>D</b>	in the control byte, one at a time	
002	C	It is used to get output clock	D	It is used to get serial output	^
U9Z.		can we control the speed of a stepper by controlling its switching rate		by controlling its torque	Α
	A C	by controlling its switching rate by controlling its wave drive 4 step	B D	cant be controlled	
	C	sequence	D	can be controlled	
UQZ	\/\/hic	sh of the following can be a unit for torq	2مرر		В
095.	A		B	ounce-inch	ט
		kg/m <sup>2</sup>			
	С	kg-m <sup>3</sup>	D	g/m	
094.		a stator having 8 teeth and a rotor hav cation be able to achieve?	ing 6	teeth, what step angle will an	Α
	Α	15°	В	51 <sup>o</sup>	
	С	20 °	D	105 °	
<b>0</b> 05		odern traffic signal system consists of _		basic subsystems:i) The	С
033.		al lights in their housing ii) The supporti	na ar	· · · · · · · · · · · · · · · · · · ·	O
	A	i& ii only	В	i& iii only	
	C	i, ii & iii only	D	ii & iii only	
096.		t is the difference between full-step and		•	D
	Α	In full-step two phases are on and in		More resonance is evident in half-	
		half-step only one phase is on.		step	
	С	More power required for full-step	D	Half-step offers better resolution	
097.	How	many data lines are there in a 16*2 alp	hanu		В
	Α	16	В	8	
	С	4	D	32	
098.	For v	vriting commands on an LCD, RS bit is			В
	Α	set	В	reset	
	С	set & reset	D	None of the mentioned	
099.	Whic	ch command of an LCD is used to shift			Α
	Α	0x1C	В	0x18	
	С	0x05	D	0x07	_
100.		ch of the following step/s is/are correct f	or se	nding data to an LCD? i) set the R/W	С
	_ ′	set the E bit iii) set the RS bit	_		
	A	i& ii only	В	i& iii only	
404	C	i, ii & iii only	D	ii & iii only	
IU1.		e Most Significant Byte (MSB) is stored	IIIST V	while ordering byte values for storing	Α
	data A	in memory, it is called as Big-endian	В	Little-endian	
	А	DIU-CHUIAH	$\Box$	r me-englan	

102.	C Big- and Little-endian	D	None of them	
	How do Direct Addressing Mode instruction	ns coi	mpare with respect to the Indirect	Α
	Addressing Mode instructions?			
	A Faster	В	Slower	
	C No difference	D	None of the above	
103.	Evaluate the following statements and sele	ect the	e appropriate answer given from the	С
	choices below. I. Von Neumann Architectu			
	Instructions II. Harvard Architecture has se		•	
	Instructions	Sparae	o priyolodi momeneo lor bala ana	
	A Only I is true	В	Only II is true	
	C Both I and II are true	D	None of them is true	
104			None of them is true	С
104.	ARM processors where basically designed	лог _ В	Distributed evetoms	C
	A Main frame systems C Mobile systems	D	Distributed systems	
105	<b></b>	D	Super computers	_
105.	The address space in ARM is	— <sub>D</sub>	64	D
	A 2 <sup>24</sup>	В	2 <sup>64</sup>	
	C 2 <sup>16</sup>	D	$2^{32}$	
106.	Memory can be accessed in ARM systems	s by _	instructions. i) Store ii)	В
	MOVE iii) Load iv) arithmetic v) logical	-		
	A i, ii, iii	В	i, ii	
	C i, iv, v	D	iii, iv, v	
107.	Which of the following register in ARM7 is	used	to point to the location of currently	С
	executing instruction in a program?		,	
	A R1	В	R5	
	C R15	D	R8	
108.	Which of the following statements are true	with r	respect to pipelining.I. Pipelining is an	Α
	implementation technique whereby multiple			
	is not visible to the programmerII. Each sto		• •	
	Pipeline machine cycle is the time required			
	pipeline		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
	A All are true	В	I and III are true	
	C II and III are true		None of them are true	
		ט	None of them are true	
109.	Control signals can be categorized by the			C
109.	Control signals can be categorized by the the following signal could be used in the F	pipelir	ne stage that uses them. Which one of	С
109.	the following signal could be used in the E	pipelir xecuti	ne stage that uses them. Which one of on stage of an instruction?	С
109.	the following signal could be used in the E A MemRead	pipelir xecuti B	ne stage that uses them. Which one of on stage of an instruction?  RegWrite	С
	the following signal could be used in the E A MemRead C ALUop	pipelir xecuti B D	ne stage that uses them. Which one of fon stage of an instruction?  RegWrite  PCsrc	
	the following signal could be used in the E A MemRead C ALUop How many bits are required to specify the	pipelir xecuti B D Regis	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction?	C
	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits	pipelir xecuti B D Regis B	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits	
110.	the following signal could be used in the E A MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits	pipelii xecuti B D Regis B D	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits	С
110.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true	pipelii xecuti B D Regis B D	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to	
110.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little en	pipelii xecuti B D Regis B D ? I. In	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and	С
110.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII	pipelii xecuti B D Regis B D ? I. In dian m	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two	С
110.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little encountered in the countered by the co	pipelii xecuti B D Regis B D ? I. In dian m . Big e	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc Iter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers	С
110.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I & II are true	pipelii xecuti B D Regis B D ? I. In dian m . Big e compa	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers III & IV are true	С
110. 111.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I&II are true C I&III are true and II and IV are false	pipelii xecuti B D Regis B D ? I. In dian m . Big e compa B D	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc Iter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers III & IV are true I & II are false and III and IV are true	C D
110. 111.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I & II are true C I & III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit	pipelii xecuti B D Regis B D? I. In dian m . Big e compa B D hmetic	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc Iter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers III & IV are true I & II are false and III and IV are true C. When the following 4-bit numbers are	C D
110. 111.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I&II are true C I&III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags?	pipelii xecuti B D Regis B D ? I. In dian m . Big e compa B D hmetic	ne stage that uses them. Which one of on stage of an instruction? RegWrite PCsrc Iter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers III & IV are true I & II are false and III and IV are true C. When the following 4-bit numbers are	C D
110. 111.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I&II are true C I&III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags? A NZCV = 0111	pipelii xecuti B D Regis D? I. In dian m . Big e compa B D hmetic 1101 -	ne stage that uses them. Which one of on stage of an instruction?  RegWrite PCsrc Iter operands in anARM7 instruction?  16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers  III & IV are true I & II are false and III and IV are true I When the following 4-bit numbers are I 1011  NZCV = 1000	C D
110. 111. 112.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I&II are true C I&III are true C I&III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags? A NZCV = 0111 C NZCV = 1001	pipelii xecuti B D Regis D ? I. In dian m . Big e compa B D hmetic 1101 - B	ne stage that uses them. Which one of on stage of an instruction?  RegWrite PCsrc ter operands in anARM7 instruction?  16 bits  2 bits  Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers  III & IV are true  I & II are false and III and IV are true  When the following 4-bit numbers are 1011  NZCV = 1000  NZCV = 1010	C D
110. 111. 112.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to a A I & II are true C I & III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags? A NZCV = 0111 C NZCV = 1001 Evaluate the following statementsI. R13 is	pipelii xecuti B D Regis B D dian n . Big e compa b hmetic 1101 - B D traditi	ne stage that uses them. Which one of on stage of an instruction?  RegWrite PCsrc ter operands in anARM7 instruction? 16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers III & IV are true I & II are false and III and IV are true C. When the following 4-bit numbers are + 1011  NZCV = 1000  NZCV = 1010 ionally used as the stack pointer and	C D
110. 111. 112.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to CA I&II are true C I&III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags? A NZCV = 0111 C NZCV = 1001 Evaluate the following statementsI. R13 is stores the head of the stack in the current	pipelii xecuti B D Regis D ? I. In dian m . Big e compa B D hmetic 1101 - B D traditi proce	ne stage that uses them. Which one of on stage of an instruction?  RegWrite PCsrc Iter operands in anARM7 instruction?  16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two interection of the endian mode is easier to divide two interection of the endian mode is easier to divide two interection of the endian mode is easier to divide two interection of the endian mode is easier to divide two interection of the end i	C D
110. 111. 112.	the following signal could be used in the EA MemRead C ALUop How many bits are required to specify the A 32 bits C 4 bits Which of the following statements are true determine a sign of the numberII. Little enmultiplication of multi-precision numbersIII numbersIV. Big endian mode is easier to a A I & II are true C I & III are true and II and IV are false Consider a 4-bit ALU which does 4-bit arit added, what is the status of NZCV flags? A NZCV = 0111 C NZCV = 1001 Evaluate the following statementsI. R13 is	pipelii xecuti B D Regis B D? I. In dian m . Big e compa b hmetic 1101 - B D traditi proce execu	ne stage that uses them. Which one of on stage of an instruction?  RegWrite PCsrc Iter operands in anARM7 instruction?  16 bits 2 bits Little endian mode it is easier to node is easier for addition and endian mode is easier to divide two are two numbers  III & IV are true I & II are false and III and IV are true I When the following 4-bit numbers are 1011  NZCV = 1000  NZCV = 1010 Ionally used as the stack pointer and ssor modelI. R14 is the link register uting a subroutineIII. R15 is the	C D

	С	All the options are true II and III are true	B D	I and II are true I and III are true	
114.	Α	many registers are there in ARM7? 35register (28 GPR and 7 SPR)		37registers (28 GPR and 9 SPR)	С
115.	C Whic	37registers (31 GPR and 6 SPR) th type of non-privileged processor modes.	D de is e	<b>5</b> \	В
		interrupt?	ao 10 .	ontered add to raising or mgn phonty	_
	A	User mode	В	Fast Interrupt Mode (FIQ)	
	С	Interrupt Mode (IRQ)	D	Supervisor Mode (SVC)	
116.	Usin	g only two instructions, add a 64-bit into	eger (	contained in R2 and R3 to another 64-	В
		teger contained in R0 and R1, and place	ce the	e result in R4 and R5.	
	Α	ADD r4, r0, r2; ADC r5, r1, r3;	В	ADDS r4, r0, r2; ADCS r5, r1, r3;	
	С	ADD r4, r0, r2 ; ADD r5, r1, r3 ;	D	ADD r4, r0, r2; ADCS r5, r1, r3;	_
117.		estruction that is used to move data from	m an	ARM Register to a Status Register	С
	`_	SR or SPSR) is called	_	MDO	
	A C	MRC	B D	MRS	
110	_	MSR th among the following data processing	_	MCS	Α
110.	shifte		ı ıı ıstı	uctions does not use the barrer	A
	_	ADD R2, R5, R4	В	MOV R5, R4, LSL #2	
	C	MOV r5, R4, LSR #2	D	MOV r5, R4, ROR #2	
119.	_			ere R0= 0x00000000 R1= 0x02040608	В
		0x10305070 Assume R0 is the result r			
		performed on R1 and R2, which has be	_		
	was	the operation performed on the content	ts of F	R2 and R1?	
	Α	AND	В	ORR	
	С	BIC	D	MUL	
120.		t are the contents of R1 and R2after M 010101			В
	Α	i) R2 = 0x01010101 ii) R1 =	В	i) R2 = 0x01010101 ii) R1 =	
	_	0x01010101	_	0x10101010	
	C	i) R2 = 0x10101010 ii) R1 =	D	i) R2 = 0x01100110 ii) R1 =	
121	ام دا	0x01011101	a tha	0x01010101	_
121.	A	e branch instructions of ARM, what doe Overflow Set	es me B	Carry Set	D
	C	Carry Clear	D	Overflow Clear	
122.		ortex-A processor series, which among	_		Α
		lest processor in size constraints with h			
	Α	Cortex-A5	В	Cortex-A9	
	С	Cortex-A53	D	Cortex-A59	
123.	Whic	ch mnemonic implies plus meaning in th	ne bra	anch instructions?	Α
	Α	BPL	В	BEQ	
	С	BMI	D	BAL	_
124.		t mode generally enters when			Α
	A	an attempt access memory fails	В	low priority interrupt is raised	
	С	ARM processor is on rest	D	undefined instructions are to be	
125		number of non-privileged modes	in AE	handled PM	В
125.	Α	number of non-privileged modes 6	В	1	ס
	Ĉ	2	D	7	
126.	_	ch of the following is not privileged mod	_	•	D
	A	Abort	В	FIQ	_
	C	Undefined	D	User	
127.		number of privileged modes in AR	M		Α

	A	0	P	5	
400	C	4	D	7	
128.	_	built-in NVIC supports up to	_		Α
	A	240	В	120	
400	С	256	D	128	_
129.	_	many Stack pointers (SPs) available in		•	С
	A	4	В	3	
400	C	2	D D	 	_
130.		ch bus interface provides access to the			В
		pherals, external RAM, external devices	s, and	part of the system level memory	
	regio		_	0	
	A	Code memory buses	В	System bus	
404	C	Private peripheral bus	D	AMBA bus	
131.	_	t is the capability of ARM Cortex M3 in			В
	A	110 MIPS	В	150 MIPS	
400	C	125 MIPS	D	130 MIPS	
132.		ormance of Cortex-M3 processor with (			В
	A	1.25 MHz	В	3.34 MHz	
400	C	12.56 MHz	D	1.98 MHz	
133.		t is/are the configuration status of conti			Α
	A	Hardwired	В	Microprogrammed	
404	С	Microcontroller/Microprocessor	D	RISC/CISC	_
134.				ectored Interrupt Controller (NVIC). i.	D
		ed interrupt supportii. Vectored interrup	ot Sup	port III. Dynamic phonty changes	
		ort iv. Reduction of interrupt latency	Ь	:: ::: 0 :	
	A C	i, ii & iii	B D	ii, iii & iv	
125	_	iii, iv &i	_	i, ii, iii & iv	D
133.	A	pseudo instruction used to load addres LOAD	В	STORE	ט
	C	LDR	D	ADR	
136	_	e ARM, PC is implemented using	D	ADIX	С
150.	A	Caches	В	Heaps	J
	C	General purpose register	D	Stack	
137.		t are the Rules for stack use? i) Stack			D
		ild have an equal number of pushes an		The state of the s	
		lld not be performed outside the allocat		, , , , , , , , , , , , , , , , , , , ,	
		pe performed within the free area iv) Sta			
		ormed outside the allocated area		(раст строр) стоата вс	
	Α	i& iii only	В	ii & iv only	
	С	i, ii & iv only	D	i, ii & iii only	
138.	Whic	ch stack pointer is used by the operating	g sys	tem (OS) kernel, exception handlers,	Α
		all application codes that require privile			
	Α	Main stack pointer	В	Process stack pointer	
	С	PUSH stack pointer	D	POP stack pointer	
139.	In th	e Cortex-M3 processor, the Program S	tatus	Registers (PSRs) are subdivided into	D
	i) Ap	plication Program Status register (APS	R)ii) l	Interrupt Program Status register	
	(IPS	R)iii) Execution Program Status registe	r (EP	SR)	
	Α	i& iii	В	ii & iii	
	С	i& ii	D	i, ii & iii	
140.	The	Nested Vectored Interrupt Controller (N	IVIC)	is located in a memory region called	Α
	the				
	Α	System Control Space (SCS)	В	Advanced High-Performance Bus	
	С	Advance Peripheral Bus (APB)	D	(AHB) Private Peripheral Bus (PPB)	

141.	In Co	ortex-M3 processor, which mode is Use	ed to	execute application software?	C
	Α	Handler mode	В	Unprivileged mode	
	С	Thread mode	D	User Mode	
142.	rema requ read	aps bit-band alias addresses to the bit-	band ns this s, it c	s in theLeast Significant Bit(LSB) of the onverts the write to an atomic read-	D
		ss it attempts to access the System bu		•	
		ed out.	3 WIIII	e the bit band operation is being	
	A	i, ii & iii	В	ii, iii & iv	
	C	iii, iv &i	D	i, ii, iii & iv	
143.	_	enables reconstruction o	_	• •	С
	A	Trace Port Analyzer(TPA)	В	Memory Protection Unit(MPU)	
	С	Embedded Trace Macrocell (ETM)	D	Data Watchpoint and Trace (DWT)	
144.		is only used if the bus waits th	e dat	a phase of the buffered store,	Α
	othe	rwise the transaction completes on the	bus.		
	Α	Write buffer	В	Bit field	
	С	System address	D	Load/Store timing	
145.	Appl	ication Program Status register (APSR			Α
	Α	Any processor mode	В	Privileged mode only	
	C	Non Privileged mode only	D	User Mode	_
146.	_	benefits of using thumb instruction are			С
	A	Low power consumption	В	High power consumption	
	С	Reduction in code memory	Ď	Increase in code memory	_
147.		1 processors where basically designed			D
	A	Main frame systems	В	Distributed systems	
4.40	С	Super computers	D	Mobile systems	_
148.		offset used in the conditional branching	_	bits.	С
	A C	8	В	16	
	$\cup$	24	D	32	