

ABHISHEK YADAV

abhishekyaduvanshi144@gmail.com | +91 63937 65991 | Ghaziabad, India
[LinkedIn](#) | [GitHub](#)

PROFESSIONAL SUMMARY

ECE undergraduate with a strong foundation in VLSI design, digital electronics, RTL design, and Verilog HDL. Skilled in combinational and sequential circuit design, RTL simulation, and synthesis using industry-standard tools. Eager to apply technical knowledge to real-world VLSI projects, contribute to collaborative engineering teams, and develop industry-ready chip design skills through hands-on learning and mentorship.

EDUCATION

Raj Kumar Goel Institute of Technology, Ghaziabad – Ghaziabad — 2027

B.Tech — Electronics & Communication Engineering

CGPA: 8.03 (up to 6th Semester)

MG Inter College, Gorakhpur – Gorakhpur — 2022

Intermediate (Class XII)

Percentage: 75%

St. Anthony's Convent School, Gorakhpur – Gorakhpur — 2020

High School (Class X)

Percentage: 79%

CERTIFICATIONS

Digital Circuits – NPTEL — 2025

SKILLS

HDL & Programming: Verilog HDL

VLSI & Digital Design: RTL Design, CMOS (Basics), Combinational & Sequential Circuit Design, Synthesis

Core Domain Knowledge: Digital Electronics, VLSI Design Flow

EDA Tools & Platforms: Xilinx Vivado, EDA Playground, Icarus Verilog, GTKWave, GitHub, VS Code

Soft Skills: Problem Solving, Communication, Attention to Detail, Team Collaboration

PROJECTS

8-Bit ALU — RTL Design & Verification (Verilog)

2026

- Designed and verified a synthesizable 8-bit Arithmetic Logic Unit (ALU) as part of a VLSI design project, utilizing Verilog to support 9 operations including ADD, SUB, and logical shifts.
- Implemented four status flags — Carry, Zero, Overflow, and Negative — to accurately reflect ALU operation results at hardware level.
- Independently wrote the RTL module and a self-checking testbench; simulated the design using Icarus Verilog and inspected signal waveforms in GTKWave.
- Synthesized the design in Xilinx Vivado, delivering results with clean hardware mapping and zero timing violations.