

# **Quantum HAL Specifications Documentation**

*Release dev*

**© 2021, ISCF Quantum HAL Steering Consortium**

June 04, 2021



<b>List of Figures</b>	<b>iii</b>
<b>List of Tables</b>	<b>v</b>
<b>1 Scope and Purpose</b>	<b>1</b>
<b>2 Disclaimer</b>	<b>3</b>
2.1 General . . . . .	3
2.2 HAL Architecture . . . . .	4
2.3 Introduction. . . . .	5
2.4 Metadata Format specification . . . . .	6
2.5 HAL Commands Minimal Requirements . . . . .	12
2.6 HAL Features . . . . .	14
2.7 HAL Commands Format specification . . . . .	16
2.8 Security . . . . .	19
2.9 Optional HAL packages/modules . . . . .	21
2.10 Standards and Interfaces. . . . .	22
2.11 Use Case scenarios . . . . .	22
2.12 Appendix 1 . . . . .	22
2.13 Appendix 2: Use Case 1 – Shor’s Algorithm. . . . .	23
2.14 Appendix 3: Use Case 2 – holoVQE. . . . .	27
2.15 Glossary . . . . .	29
2.16 References . . . . .	30



Figure 2.1: Figure 1: Positions of Multi-level HAL layers within the QPU system stack[q1]. . . . . 4  
Figure 2.2: Figure 2 Topology used in the example . . . . . 11



Table 1.1: Contributors. . . . .	1
Table 2.1: HAL Levels . . . . .	5
Table 2.2: Level3 Metadata :widths: 20 30 10 40 :header-rows: 1 . . . . .	7
Table 2.3: Level2 Metadata :widths: 20 30 10 40 :header-rows: 1 . . . . .	8
Table 2.4: Level1 Metadata :widths: 20 30 10 40 :header-rows: 1 . . . . .	11
Table 2.5: Level 3 HAL commands . . . . .	13
Table 2.6: Level 2 HAL commands . . . . .	13
Table 2.7: Level 1 HAL commands . . . . .	14
Table 2.8: Single Qubit HAL . . . . .	14
Table 2.9: Two Qubit HAL . . . . .	15
Table 2.10: Optional HAL commands. * For optional commands the hardware provider has to define the HAL level(s) they apply to. . . . .	15
Table 2.11: Response format . . . . .	16
Table 2.12: Response codes. . . . .	16
Table 2.13: Transport Protocols - illustration . . . . .	17
Table 2.14: Format proposal . . . . .	18
Table 2.15: Definitions and Abbreviations . . . . .	29





---

## Scope and Purpose

---

This document sets out a Hardware Abstraction Layer (HAL) for quantum computers based on four leading qubit technologies: superconducting qubits, trapped-ion qubits, photonic systems and silicon-based qubits. The aim is to define a multi-level HAL that makes software portable across platforms but not at the cost of performance. The HAL allows high-level quantum computer users, such as application developers, platform and system software engineers, cross-platform software architects, to abstract away the hardware implementation details while keeping the performance.

This document defines the HAL levels, categorised by the types of applications that they enable. The definition includes the general HAL architecture, HAL features (e.g. which commands need to be implemented) and the HAL specification format. The document does not define the HAL implementation or how to compile/transpile between the different levels. This document is a part of the NISQ.OS ISCF project as a collaborative effort of Arm, Duality Quantum Photonics, Hitachi Europe Limited, the National Physical Laboratory, Oxford Ionics, Oxford Quantum Circuits, Riverlane, Seeqc, and Universal Quantum.

This joint project's commitment is to implement applications that require the fastest classical/quantum interaction, such as measurement and control-based applications and error correction. The operating system for quantum computers Deltaflow.OS, which will be developed within the ISCF NISQ.OS project builds on this open HAL specification.

The HAL is to be an open standard which other parties can also build on. One aim of the ISCF project is to engage in international standardisation efforts with this HAL.

Table 1.1. Contributors

Company/Entity
ARM
Duality Quantum Photonics (DQP)
Hitachi Europe Ltd (HEU)
National Physical Laboratory (NPL)
Oxford Ionics (OI)
Oxford Quantum Circuits (OQC)
Riverlane (RL)
Seeqc
Universal Quantum (UQ)



---

**Disclaimer**

---

This specification must be considered a work in progress. The document is currently used to guide discovery, initiate discussion and enable future improvements. Even though all the parties involved are putting their best efforts on verifying the validity and correctness of what is stated, extensive reviews are still to be conducted. This disclaimer will be removed once the document reaches sufficient maturity.

## **2.1 General**

The main purpose of the HAL is to establish a unified northbound API based framework across different QPU technologies. The challenges and architectural issues we endeavour to resolve in developing the HAL are:

1. Define the position of Multi-level HAL within the system stack (see Figure 1 below)
2. Maximum portability with minimal loss of performance
3. Maximise the range of common features, keeping the optional, HW dependent features at a minimum
4. Support for advanced features such as compiler optimisations, measurement-based control, and error correction




Figure 2.1. Figure 1: Positions of Multi-level HAL layers within the QPU system stack[q1]

The HAL APIs considered in this document MAY be divided into the following groups: [q2]

- General APIs These are most common APIs across different interfaces and platforms.
  - Register/De-register APIs
  - Discover APIs IsoHAL/ APIs authentication/authorisation
  - HAL versioning
- Technical area specific (QPU System related)
  - Metadata of the system capabilities/properties
  - Required HAL/QPU commands Optional HAL/QPU HW specific commands
- Technical area specific (QPU System advanced features related)
  - HAL supported level authentication and authorisation
  - HAL Advanced/Optional features

## 2.2 HAL Architecture

## 2.3 Introduction

The HAL allows algorithm developers to abstract away the details of a hardware implementation by providing a standard set of commands which can be implemented to some degree on most devices. This brings two benefits:

- the developer can focus on the algorithm as opposed to the implementation.
- the algorithm can be easily ported to other devices.

Basic quantum algorithms and software use a high-level HAL representing a circuit model, which means taking advantage in a controlled way of advanced hardware capabilities. There are now algorithms being developed that require functionalities which this circuit model does not support.

In general, it is because they require some functionality that cannot be implemented by a classical CPU model connected over some high latency link (e.g. the cloud) to a quantum device. These algorithms require much quicker communication between a classical controller and device to be efficient and/or access to some native functionalities of the device.

### 2.3.1 Multi-level HAL and associated algorithms

The HAL must be capable of supporting advanced algorithms with different degrees of quantum/-classical interaction. Current algorithms can be reconducted into three main groups with growing requirements in classical to quantum latency. We associate these groups to three levels of HAL as follows.

The highest level is 3, the ability to run large batches of a static circuit. This is implementable in a setting with high latency, typically much larger than the decoherence time, and is equipotent to commercial quantum devices available over the cloud.

In level 2, there is no change to the quantum device's abilities, but the latency of the classical control is now in order of qubit decoherence time. The controlling hardware can now make circuit updates based upon a single circuit's results, without a significant proportion of qubit "dead time".

In level 1, the ability to make mid circuit measurements, and control of the QPU based on the measurement outcome, is included. This requires the controlling device to make changes or store results on the gate time order on the quantum device and hence well below the decoherence time, so communication must also be of very low latency. The following table summarises the HAL levels 3-1, the timescales and corresponding algorithms considered in the first version of the specification. A general aim is to define a multi-level HAL flexible enough to cater to future developments and additions. [q3]

Table 2.1. HAL Levels

HAL Level	Timescale	Ability
3	Slow, communication between server and QPU (timescale much longer than coherence time)	Able to run large batches of circuits (e.g., may contain thousands of shots). Equipotent to what is available via IBM cloud, AWS, etc. Much slower than the coherence time. Supported algorithms: Gradient-free VQE
2	Faster, communication between QPU and controller (timescale in order of the coherence time)	Actions can be taken based on the results of a single circuit and small batches of circuits (e.g., may contain tenths of shots). This usually cannot be done in level 1 due to the bandwidth or latency issues encountered when making decisions on small numbers of circuits. Operates within coherence time.

1	Fastest, within decoherence-time of qubits (timescale much shorter than the coherence time)	Results of qubit measurement can be acted upon within a single circuit. This requires the HAL to be implemented via fast local control elements (e.g. FPGAs, application-specific CPUs).Supported algorithms: QNN dropout, holo-VQE, quantum autoencoder, simple error correction
---	---------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

### 2.3.2 Multi-level HAL extra considerations

It is important to raise awareness of the following considerations:

- Hardware companies can expose one or more of the HAL levels
- Companies might want to certify the hidden levels (i.e., those considered private and not exposed). In this case, care should be taken to implement the levels above the exposed ones as per specifications. An example of this approach's benefit: hardware company can outsource the development of applications to a group of developers already familiar with designing solutions at HAL Level 1-2-3, with a level of access lower than the public one.
- Metadata should allow the conversion of a sequence of HAL commands across architectures and layers. Each conversion must come with an associated set of acceptance checks that the user/hardware company can execute. In order of complexity, we envision:
  - d - Metadata checks. The conversion can be checked for feasibility by simply examining the metadata with no compilation.
    - Example of conversion: from a Level 3 HAL representation targeting different hardware.
    - Example of check: the number of qubits and circuit depth required must be available on the new target architecture.
  - Compilation checks. A conversion that needs to be remapped to a new gate set and analysed to understand if they meet the hardware constraints.
    - Example of conversion: from a Level 2 representation, Hardware A to a Level 2, Hardware B
    - Example of check: verify all original gates can be transpiled into Hardware B native gateset
  - Performance checks. In the case of guaranteed QOS (for example, on error rates), conversions need to analyse the final solution's performance.
    - Example of conversion: from a Level 2 representation, Hardware A to a Level 2, Hardware B with user expecting final fidelity > X.
    - Example of check: on top of the compilation checks, verify that the transpiled version of the circuit can meet the QoS requirement by using single and two qubits fidelities.

## 2.4 Metadata Format specification

### 2.4.1 General

The primary purpose of Metadata is to:

- Allow the Hardware Companies to defend their trade secrets
- Allow the users to identify the hardware platform most suitable for their problems and utilise it at its best
- Discourage independent and unverifiable efforts to extract/infer not disclosed information. This

prevents hardware companies from being falsely accused of (a) suboptimal service and/or (b) overcharging consumers.

To reach these goals, we believe metadata should be different at the different layers of the HAL. Table entries marked as required are described in more details at the bottom of this section. We will use the definition *valid* to indicate that the circuit, shot, or gate does not infringe the information provided by the metadata (e.g. a not valid circuit will use 5 qubits on a 4 qubit system).

Tables should be seen as extensions of the higher levels. E.g. Level2 MUST contain all the fields of Level3. Fields of an higher level HAL MAY be converted from OPTIONAL to REQUIRED but not vice-versa.

## 2.4.2 Level 3 HAL – Application Level

“Able to run large batches of circuits”.

At this level, the final stage compiler (executed by the hardware lab) takes care of converting an abstract representation made with universal gatesets, into a native one.

Users are entitled to:

- Fair billing. This will likely entail different cost per time on the quantum machine vs time on the supporting infrastructure.

Users won't appreciate:

- If they send a valid circuit and it gets refused/does not complete in time.

Hardware companies won't appreciate:

- Unfair accusations on performance/correctness/costing that can't be easily disproved and might lead to legal actions.

Table 2.2. Level3 Metadata :widths: 20 30 10 40 :header-rows: 1

Metadata	Description	Required	Notes
<b>NUM_QBITS</b>	Number of Qubits available	Yes	It can be lower than the actual number of available qubits.
<b>MAX_DEPTH</b> (as universal gates)	Maximum depth of the circuit to execute	Yes	If <b>NATIVE_GATES</b> are not provided, this needs to be a conservative value. The conversion from a universal to a native gate set causes not deterministic (but bound) overhead.
<b>NATIVE_GATES</b>	List of Native Gates	No	The MAX_DEPTH could be improved significantly by having the definition of native gates here. Effect: Users will benefit from longer circuits.

<b>GATE_TIMES</b>	The duration of the gates in <b>NATIVE_GATES</b>	No	Without this information, users won't be able to optimise their running costs. With or without the <b>NATIVE_GATES</b> information, advanced users can infer this information with sufficient detail as they should be charged on time spent on the quantum machine differently for the time spent on queues.
-------------------	--------------------------------------------------	----	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

- **NUM\_QUBITS:**
  - Type: UInt64
  - Example: 5
  - Forbidden Values: [0]
- **MAX\_DEPTH:**
  - Type: UInt64
  - Example: 200
  - Forbidden Values: [0]

### 2.4.3 Level 2 HAL – Shot Level

“The results of a single circuit and small batches of circuits can be acted upon.”

At this level, the final stage compiler (executed by the hardware lab) takes care of converting and mapping a native representation of a circuit and executing it. Conversion is performed “on the fly”.

Users are entitled to:

- Fair billing. This will likely entail different cost per time on the quantum machine vs time on the supporting infrastructure.
- Guaranteed execution. If they send a valid circuit, it shouldn't get refused as it might be part of a long sequence.

Users won't appreciate:

- Unknown QoS – mainly in the context of error rates.

Hardware companies won't appreciate:

- Unfair accusations on performance/costing that can't be easily disproved and might lead to legal actions.

Table 2.3. Level2 Metadata :widths: 20 30 10 40 :header-rows: 1

Metadata	Description	Required	Notes
<b>NUM_QUBITS</b>	Number of Qubits available	Yes	It can be lower than the actual number of available qubits.



<b>MAX_DEPTH</b> (as gates)	Maximum depth of the circuit to execute	Yes	Total number of gates that can be executed. Without the <b>GATE_TIMES</b> information the depth will be conservative to allow for additional margin within the coherence time.
<b>NATIVE_GATES</b>	List of Native Gates	Yes	It can be a subset of all the available gates
<b>CONNECTIVITY</b>	The connectivity matrix of the Qubits	Yes	It is required to support correct compilation of circuits. The hardware company can return different connectivity tables as they deem appropriate (e.g. when a subset of the qubits is exposed they won't need to expose the full connectivity) every time the Metadata is queried. Connectivity <b>MUST</b> be maintained within two Metadata updates.
<b>GATE_TIMES</b>	The duration of the gates in <b>NATIVE_GATES</b>	No	Without this information, users won't be able to optimise their running costs. With or without the <b>NATIVE_GATES</b> information, advanced users can infer this information with sufficient detail as they should be charged on time spent on the quantum machine differently for the time spent on queues.

- **NATIVE\_GATES:**

- Type: List of parametrisable Matrixes
- Example:

```

X =  $\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$ 
CR(theta) =  $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & \exp(i*\theta) \end{bmatrix}$ 

```

- Forbidden Values:
  - Any non-canonical form representation
  - Null matrix

- **CONNECTIVITY:**

- An adjacency matrix (symmetric) of size N x N (where N is the number of qubits) that represents with a 1 an edge that connects two qubits and with a 0 a not-connected edge

- Example (refer to Figure 2):

CONNECTIVITY =	[0	1	0	1	0	0	0	0]
	[1	0	1	0	1	0	0	0]
	[0	1	0	0	0	1	0	0]
	[1	0	0	0	1	0	0	0]
	[0	1	0	1	0	0	0	0]
	[0	0	1	0	0	0	0	1]
	[0	0	0	0	0	0	0	1]
	[0	0	0	0	0	1	1	0]

- Forbidden Values: Empty matrixes

- **ERROR RATE:**

- Error rate is defined as the probability for a quantum operation to introduce an error. A matrix of size N x N (where N is the number of qubits that contains: on the diagonal an average error rate for 1 qubit gate(s); off-diagonal the average error rate of 2 qubits gate(s). To clarify **ERROR\_RATE** (1,1) describes the average error rate when executing single qubit gates on qubit0; **ERROR\_RATE** (1,2) indicates the average error rate when executing gates two qubit gates on qubit0 and qubit1 with (where applicable) 1 being the control qubit and 2 the target one. Multiple matrixes can be returned to define the behaviour of different gates. Optionally the values can be provided as intervals.

- Example:

ERROR_RATE =	[0.014	0.02	0	0	0	0	0	0 ]
	[0.02	0.014	1	0	0	0	0	0 ]
	[0	0.021	0.013	0	0	0	0	0 ]
	[0	0	0	0.015	1	0	0	0 ]
	[0	0	0	0	0.012	0	0	0 ]
	[0	0	0	0	0	0.016	0	0 ]
	[0	0	0	0	0	0	0.011	0 ]
	[0	0	0	0	0	0	0.02	0.012 ]

- Forbidden Values: Empty matrixes and matrixes that violate connectivity. Entries outside the range [0,1].




Figure 2.2. Figure 2 Topology used in the example

### 2.4.4 Level 1 HAL – Gate Level

“Results of qubit measurement can be acted upon within a single circuit.”

At this level, the final stage compiler (executed by the hardware lab) takes care of converting and mapping a single gate and executing it.

Table 2.4. Level1 Metadata :widths: 20 30 10 40 :header-rows: 1

Metadata	Description	Required	Notes
NUM_QBITS	Number of Qubits available	Yes	It can be lower than the actual number of available qubits.
MAX_DEPTH (as gates)	Maximum depth of the circuit to execute	Yes	Total number of gates that can be executed (Heuristic metric). It can be used to force measurements, initializations, early stops.
NATIVE_GATES	List of Native Gates	Yes	It can be a subset of all the available gates

<b>CONNECTIVITY</b>	The connectivity matrix of the Qubits	Yes	It is required to support correct compilation of circuits.
<b>GATE_TIMES</b>	The duration of the gates in <b>NATIVE_GATES</b>	Yes	Shuttling time should be considered as an atomic command of which time execution will be required. This to prevent performance inconsistencies
<b>ERROR_RATE</b>	The average error rate for 1Qbit, 2 Qbit operations <b>NATIVE_GATES</b>	No	Without this information the users will have to personally evaluate the performance of the hardware before committing to run intensive applications. Users at this level have all the information required to run randomised benchmarking or similar techniques to extract the metrics.

**MAX\_DEPTH:**

- Type: uint64 [unit ps]
- Example: 32000000 ps[32 us]
- Forbidden Values: [0]

**GATE\_TIMES:**

- Type: List of uint64 [unit ps]
- Example: X: 16000, Y: 16000, CNOT: 28000
- Forbidden Values: [0]

**ERROR\_RATE:** [optional]

- Type: List of tuples (mean, standard deviation) defined as floating point numbers.
- Example: X: (0.05\*10<sup>-3</sup>, 0.05\*10<sup>-5</sup>) , Y: (0.05\*10<sup>-3</sup>, 0.04\*10<sup>-5</sup>)
- Forbidden Values: Any usage of NaN (not a number)

## 2.5 HAL Commands Minimal Requirements

To allow for the best usage of resources while preserving the desired user intents, we should allow each HAL layer to have a different set of commands. This allows a tuning of the commands to fit the associated level best. In this Section we have used the following considerations to drive our proposal:

- Level 3 and Level 2 need to perform one or more compilation, transpilation and timing allocation of instructions. Level 1 instead should present commands that are already usable by the hardware.
- Users will want to execute on emulation as well as on real quantum resources. Hardware vendors might want to expose a single HAL interface and internally route the circuits to an

emulator or the real system. To ease this process and consequently allocation, billing and scheduling, Level 2 and Level 3 HAL should have exposed this concept.

- We don't believe the user needs a complete set of traditional sequence modifiers (for, while, do etc) but just the bare minimum to express repetition and branching. We are suggesting for and if statement to achieve that.

### 2.5.1 Level 3 HAL

“Able to run large batches of circuits”

Table 2.5. Level 3 HAL commands

Command	Motivations	Implications	Notes
A universal gateset	Define the circuits to execute	Compilers and transpilers are needed to convert it to a usable representation	None
Section commands	Confines the code that belong to one user and associate it to hardware or emulation facilities	The compilation flow should support both targets	The user can transmit circuits back-to-back as a binary sequence. Section commands are used to delimit these sequences (as a START and STOP equivalent) allowing optimizations and compilations on the received circuits.

At Level 3, the classical logic is in charge of acting upon measurements and selecting the next sequence of circuits to execute. Circuits can be fully precompiled and buffered. Acceptance criteria may be applied to the provided code to verify that it is within the capabilities of the compiler and the hardware.

Requires:

- Validation of the user-provided algorithm to access its feasibility
- Highly parallelised compilation flow to avoid execution underflowing and suboptimal utilisation of the quantum hardware.

### 2.5.2 Level 2 HAL

“The results of a single circuit and small batches of circuits can be acted upon.”

Table 2.6. Level 2 HAL commands

Command	Motivations	Implications	Notes
A native gateset	Define the circuits to execute	Transpilers are needed to convert it to a hardware representation (e.g. sequence of pulses)	It can contain optional commands (e.g. CPHASE, CCX, ACTIVE RESET) that the hardware supports

At Level 2, the classical logic is in charge of acting upon measurements and select the next circuit(s) to execute.

Requires:

- Parallel compilation of circuits to handle branching statements
- Low overhead repetition/reloading of the same circuit

## 2.5.3 Level 1 HAL

“Results of qubit measurement can be acted upon within a single circuit.”

Table 2.7. Level 1 HAL commands

Command	Motivations	Implications	Notes
A native gateset	Define the circuits to execute	None	If the hardware supports them the user should be allowed to use: (a) arbitrary controlled gates (e.g. CPHASE) (b) multi (>2) qubits gates

At Level 1, the classical logic is in charge of acting upon measurements and select the next gate(s) to execute.

Requires:

- Fast conversion of native gateset representation to hardware controls
- Fast loading of these sequences
- Fast path from measurement to user logic

## 2.6 HAL Features

For this document’s purpose, the HAL features are presented as a set of commands and a set of meta-data. The commands are categorised as core, fundamental qubit commands, common across all quantum technologies and advanced or optional as defined in this document, which is instead vendor implementation specific.

### 2.6.1 Required HAL commands

The following is a non-exhaustive list of core HAL commands that MAY be extended in the future. Core HAL commands are mandatory and SHOULD be implemented for every system following the HAL specification. HAL command support will be conveyed through HAL metadata. Core commands MAY be extended in future with the introduction of new universal commands.

### 2.6.2 Single Qubit HAL

The following table lists the basic single qubit HAL commands.

Table 2.8. Single Qubit HAL

Command	Parameters	Description	HAL Level
NOP	None	Performs no operation	All
Start of Session	Type of Section	Defines the type of session, emulator, hardware, simulator. It is used to route the commands to the right destinations.	3-2
End of Session	None	Closes a session.	3-2
State Prepare	0>or  1>, qubit address	Prepare specific qubit to a known state	All
State Prepare all	0>or  1>, qubit address	Prepares all the qubits to a known state	All
Qubit measure	None	Return the measured state of a qubit	All
Arbitrary rotate x	Angle	Perform qubit rotation [1*]	All

Arbitrary rotate y	Angle	Perform qubit rotation [1*]	All
Arbitrary rotate z	Angle	Perform qubit rotation [1*]	All
Pauli-X	None	None	All
Pauli-Y	None	None	All
Pauli-Z	None	None	All
Hadamard	None	None	All
Phase	None	None	All
T	None	None	All

### 2.6.3 Two Qubits commands

The implementation of 2 qubit gates commands across the HAL is for further consideration, and it might even be outside the scope of this document. [2\*]

Table 2.9. Two Qubit HAL

Command	Parameters	Description	HAL Level
CNOT	Qubit addresses	Performs a CNOT operation	3

However, implementing core native 2-qubit gate sets will, in most cases, be necessary. Each vendor should define via optional commands the Level2 and Level1 implementation of the CNOT command.

### 2.6.4 Native two-qubit gates

Since native two-qubit gates are necessary to operate at a level 1 HAL, hardware vendors SHOULD specify their native gates in the Optional HAL section.

### 2.6.5 Optional HAL commands [q4]

Commands specific to qubit implementations that are not relevant to others or contain potentially confidential information of a specific hardware platform are optional. The disclosure of a specific native hardware gate or the hardware topology is optional: disclosure to the user will improve performance, but some vendors might prefer not to disclose such information.

Additionally, native 2-qubit gates are optional. For example, the RZZ 2-qubit gate or the CPHASE gate.

Table 2.10. Optional HAL commands. \* For optional commands the hardware provider has to define the HAL level(s) they apply to.

Command	Parameters	Description	HAL Level
32 QBit Measure	Starting index of the qubit to read	Returns 32 measurements in parallel.	All*
For/If/While	To be defined.	Conditional execution. Hardware specific in terms of format and limits	All*
Opt1	None	Optional commands for hardware-specific instructions.	Specific.
Opt2	None	Optional commands for hardware-specific instructions.	Specific.

### 2.6.6 Required HAL responses

Users should at least be informed when:

- The circuit completes successfully. Only required at Level3 and Level2 and define as completion ACKNOWLEDGE.
- The commands they have send are INVALID. An example would be CNOT(0,0), a cnot with both

inputs being qubit 0;

- An error has occurred in the quantum computer and the computation is INCORRECT.

Hardware labs can specify additional error codes to handle specific scenarios.

The format of the response:

Table 2.11. Response format

Response (4 bits)	CIRCUIT ID (12 bits)
Defines the type of error as per Table	Unique ID that identifies user and circuit. Needed in case of multi-user/multi-circuit execution

And the codes for the responses:

Table 2.12. Response codes

Response	VALUE	Description
ACKNOWLEDGE	0	The circuit execution was succesful
INCORRECT	1	The execution encountered an error. Returned measurements should be discarded
INVALID	2	One or more of the commands sent are incorrect. Nothing has been executed.

Level-1 access types are not required to return responses as the latency to acknowledge them would impact significantly performance and quantum up time.

## 2.7 HAL Commands Format specification

### 2.7.1 Introduction

The HAL commands should have a format that provides the best generality and expressivity whilst keeping the decoding logic (and consequently its latency) to the minimum. Before describing the format, the considerations that have motivated the choice of this format are outlined. We will touch on the two main sets of implications that relate to the command format.

- Commands must be transmitted to the QPU
- Commands must be parsed and decoded. If errors occur in any of the two processes they should be returned.

### 2.7.2 Considerations on transmission

- The transmission of the HAL commands occurs via physical wires (electrical or optical) and/or via internal on-chip traces (e.g. FPGA routing resources)
- We will assume error-free (or classically error-corrected) transmission of the commands in this version of this proposal.
- We will assume that different quantum hardware will have different requirements in terms of connectivity, required bandwidth (of commands), and link-latencies. For this reason, we have tentatively listed in Table 1 some metrics related to standard (public) interfaces.
- It is important to point out that:
  1. Most transmission protocols listed in the physical layer could be adapted to handle arbitrary packet sizes. It is worth pointing out that this will require a custom implementation of the link-layer logic for both transmitter and receiver.
  2. Ad-hoc protocols might use generic parallel-busses of any width (i.e., not standard interfaces). We think that addressing these specific scenarios might lead to a loss of



generality for this set of specifications.

Table 2.13. Transport Protocols - illustration

Protocol	Minimum Packet Size/Increments	Technology Supported	Notes
Ethernet (raw)	46 bytes/1 byte (up to 1500 bytes)	CPU, FPGA, ASIC	Large transmission overhead
PCIe3.0/4.0	128/256/512 bytes (Root complex dependant)	CPU, FPGA, ASIC	Short reach
USB3.x	1 byte/1 byte (up to 1024 bytes)	CPU, FPGA[*], ASIC	Transmission overhead (protocol defined transmission timeslots)
Intra-chip communication (AMBA-AXI)	4 bytes/4 bytes (up to 128 bytes[**])	FPGA, ASIC, CPU[***]	Ultra-short reach
Serial Peripheral Interface (SPI)	1 byte/1 byte (up to 1024 bytes[****])	FPGA, ASIC, CPU	Low bandwidth

[\*] USB3.2 2x2 might require special cards to implement the initial speed negotiation (10 Gbps mode) that might not be commercially available. [\*\*] The AMBA protocol does not set an upper limit on the size of the bus but the physical routing of the logic normally limits this value to be 1024 bits threshold [\*\*\*] Hard/Soft-CPU only. Only CPU that are integrated into the same die as the ASIC/FPGA (either permanently or in a reconfigurable fashion). [\*\*\*\*] Generally, controller limited. Some controllers support up to 65535 bytes.

### 2.7.3 Considerations on Decoding

- To guarantee applications portability, we recommend for the HAL specification to define a consistent representation for all the commands in terms of the number of bits and their significance.
- Bit shifts and bit masking can be implemented with limited effort and low latency on CPU, FPGA and ASICs
- The identifier of the command (OPCODE) can be of:
  1. Fixed-length (i.e. all OPCODES are implemented using the same number of bits)
  2. Variable-length (i.e. OPCODES can use a different number of bits)

1. provides the fastest decoding (e.g. look-up tables based) while (2) can increase the content of information transmitted via better usage of the available bits

- Qubit indexing can be implemented as:
  1. a combination of one-hot encoding (e.g. 1001 indicates that index 0 and 3 are active)
  2. or in a binary format (e.g. 1001 indicates that the index 9 is active).

/(1)/ enables the addressing of multiple qubits via a single command while /(2)/ provides a much larger qubit addressing space ( $N$  vs  $2^*N$ )

- Commands that do not fit in a single word can be split and transmitted as a sequence of parts (multi-word commands). We envision three possible scenarios here:
  1. The list of commands that require more than one word (multi-word commands) is fixed and predefined. Their OPCODE is sufficient to inform the decoding logic that they are composed of multiple words.
  2. The list of multi-word commands is not known a priori. A field/flag can be set to

indicate that the command is composed of extra words. This field/flag will require at least one extra bit to be always dedicated to this specific purpose.

3. The list of multi-word commands is not known a priori. A special command needs to be issued to indicate that what follows is a sequence of multi-word commands. One possible implementation uses the first command argument to indicate the number of words composing the real multi-word command to execute.

1. provides the simplest decoding logic (fixed-length commands with deterministic latency), (2) and (3) have slightly more complex logic with at least one extra conditional branch. If statistically, the likelihood of multi-word commands is low, (3) provides a lower bit requirement overhead than (2).

- Multi-Qubit commands (e.g. CNOT) require (a) the definition of two indexes as well as (b) the execution of two parallel sequences of control. While (a) is in line with previous considerations, (b) requires additional considerations. The decoder logic should effectively extract both the indexes (ideally in a single instruction) and inform the associated branches of the control logic (if independent). We identified the following options:

1. Single-word command with halved addressing space. We preserve the format of the command but consider the lower half of the index field pertaining to qubit 0 and the upper part to qubit 1
2. Longer command. We append a second indexing field to the end of the command to address the second index.
3. Double-word command. We extend the command with the second index and padding.
4. Two-words command. We split the command into two portions, and we send them as two separate tokens. e.g., we split a CNOT into in a “Control” and “Controlled” set of commands (CNOT\_CTRL, CNOT\_DATA).

(1)-(4) require almost no changes to the architecture for 1 qubit commands in storage and decoding. (4) though does introduces a barrier on execution. Because now the two commands are independent, the transport layer can delay the transmission of the second one, requiring buffering of the command. (2) - (3) require an extra buffer/register to store the second portion of the command and potentially forces us to decouple the command width from the transport layer width, but they do enforce the command’s atomicity.

## 2.7.4 Command Format: Option I

We would like to conclude this Section by proposing at least one possible format for the HAL commands. Table 9 contains two representations, a “single-word” command (64 bits) and a “dual-word” command (128 bits). The goals of this format are (a) low complexity decoding logic (with buffering), (b) no significant performance penalty.

Table 2.14. Format proposal

Command type	OPCODE	ARGUMENT	QUBIT INDEX
Single/Dual Word	Identifies the type of instruction to execute	Associate an argument to the instruction (e.g. the angle of a rotation)	Indicates the index of the QUBIT to manipulate
SINGLE WORD	[63-48]	[47-32]	[31-0]
DUAL WORD	[127-112] + 16 bits padding	[95-80] – qubit1, [79-63] – qubit0	[63-32] – qubit 1, [31-0] – qubit0

The following considerations have been made:

- We recommend defining byte-aligned fields to avoid decoding penalty in the technologies (e.g. CPUs) with coarse access granularity.
- By fixing the OPCODE length, the decoder logic can use lookup tables. We consider 65536 codes (16 bits) to be more than sufficient. Note: It might be possible to reduce them to 256 (8 bits) by intelligent usage of special commands that allow an exception to the format (MODIFIERS, two examples will follow).
- The addressable number of qubits ( $2^{32}$ ) should accommodate the needs of NISQ and the early post-NISQ era. Note: We could consider pre-emptively doubling the INDEX field's size at the cost of an initial transmission overhead.
- The full instruction space ( $2^{16}$ ) and the argument field ( $2^{16}$ ) should similarly be future proof.
- No field has been allocated to support multi-word commands.
- The DOUBLE-WORD command can be clearly identified by the OPCODE (we suggest using the MSB bit to indicate whether it is a SINGLE or DUAL WORD command). The implications in terms of logic are that we (a) need to buffer the command if the transport layer as width  $< 128$  bits, (b) have a slightly different decoding logic for SINGLE WORD and DUAL WORD command. We consider (b) of minor impact being everything word aligned and in both CPU and FPGA/ASIC logic that can still be implemented via simple shifting.
- We can introduce the following optional SINGLE WORD commands to define large scale atomicity and barriers:
  - **MULTI\_WORD.**  
Argument: the number (M) of words that compose the command. The command should be executed after the Mth word has been received. This requires special treatment on the buffer side but can be used to support commands with extra-long arguments.
  - **MULTI\_CMD.**  
Argument: the number (N) of commands that compose an "atomic" sequence. The N commands that will follow should be executed at the same time.

## 2.8 Security

### 2.8.1 Threat model

Even at the end of the NISQ era, chances of having low-cost Quantum machines are negligible. This implies that most of the quantum resources will be shared among a large pool of users and potentially exposed via Cloud Interfaces. From a security perspective, various aspects make Quantum machines different from classical resources:

- Cost of the hardware, uptime concerns. Damage to some of the building blocks of a quantum machine might lead to extremely long lead times as well as high cost
- Intellectual Property protection. Malicious attackers will try to obtain information on the quantum machine internals to make profits or increase their visibility.

The two problems have direct implications for the Quantum hardware providers but as explained in the Section require countermeasures to be implemented at the classical interface level.

We would like to have the HAL to be future proof in terms of security with the caveat that additional work will be needed throughout the stack to guarantee the full security of the solution[3\*]. The threats that we currently consider out of the scope for this document are:

- Side channel attacks. Malicious users might try to infer what other users are running if multi-user access to the quantum resource is allowed. The number of practical experiments on the subject is not sufficient to identify the need for them and the mitigation strategies.
- Unsigned execution of code. Compilers might be tampered, unverified and malicious code crafted. Currently no attack has been identified that could damage the quantum machine and/or cause repercussion on the next user.

## 2.8.2 Implementation aspects

We would like to start the discussion on Security of the Quantum machine and of the Quantum Operations. As for most other form of modern technologies, security in Quantum Systems requires the introduction of various mechanisms at potentially all the operational levels. In this Section will limit the scope to the measures that we think are implementable by the HAL or that have a direct effect on it. With the broad-brush term of security, we will refer in the following to:

1. Application security. We should define rules and guidelines to minimise the risk of the user:
  1. Having their application executed on a target that is not the expected one. A specific example: man-in-the-middle attacks
  2. Incurring extra costs caused by over-execution. A malicious attacker able to introduce extra computation causing unforeseen costs to the user.
2. Quantum machine security. We should define rules and guidelines to minimise the risk of a Quantum Machine:
  1. being damaged or its QoS reduced by the user via means of low-level attacks. Example: Attacks that leverage patterns to cause extra noise in the circuit execution (in case of multi-users), attacks that cause excessive power dissipation on the fridge logic etc.
  2. being brought in a condition of not being able to take extra requests from other users. We should expect malicious users to try denial-of-service attacks by injecting small requests (in terms of their data payload) that cause an intense computation or conversely increase the delay in the communication by saturating input channels.
3. Supply Chain Security. The Quantum Machine drivers can be compromised or modified by malicious attackers. This can cause identity theft and/or exposure of confidential information. We suggest the following level of severity for these class of security considerations:
  - **Extremely severe:** 2.a
  - **Severe:** 1.a, 1.b, 3.a
  - **Moderate** 2.b,

And the level of potential complexity required to implement mitigation strategies around them:

- **High complexity:** 2.a
- **Medium complexity:** 2.b
- **Low complexity:** 1.a, 1.b

We will propose in the next sub-sections few potential measures to address the set of above-listed threats. All the solutions that address at least one vulnerability of severity severe and extremely severe will be indicated as “Rules” while lower severity vulnerability as “Guidelines”.

### 2.8.3 Rule 1: parties’ authentication

We suggest that Post-Quantum cryptography or Quantum-Robust algorithms should be investigated

in the near future as in the post NISQ era they will be relevant. As they don't significantly impact the HAL, we will try here to define a generic approach that should allow us to move to Quantum Robust implementations when needed. We start by establishing a trusted channel between the user and hardware provider. By doing this we should be able to minimise the likelihood of 1.a, 1.b, 1.c ,3.a. For the latter we assume that components of the hardware control stack have a signature that can be verified by the users. Further enhancements to traditional protocols can be embedded into this HAL specification by introducing the following commands:

- Request public key
- Request authentication scheme
- Send authentication challenge
- Retrieve authentication response
- Send driver challenge
- Retrieve driver response

### 2.8.4 Rule 2: Coarse-granularity machine statistics

All the commands that return data that can directly or indirectly be used to infer:

- Number of users currently sharing the Quantum machine
- Status of the hardware components

Should return values that have sufficiently coarse granularity to prevent any type of reverse-engineering of power models, components behaviour and number of users. This to reduce the likelihood of success of attacks of type 2.a A set of selected users (e.g. system maintainer) could be granted a finer grain visibility to these data. Additionally, research groups could be granted access to historical data for which users have been pre-approved public disclosure.

### 2.8.5 Guideline 1: Prevention of Denial of Service

To prevent a malicious attacker from causing a denial of service to the Quantum machine we recommend implementing a variable response time for all the query operations. This type of requests tends to have an asymmetric computational cost and could be used to generate a system load on the Quantum machine interface with limited amount of data generated. As an example, consider Rule 1 and the challenge operation. If multiple requests of the same class of commands are to be issued to the quantum machine to perform a Denial-of-Service attack, the machine should respond with increasingly higher latency to this type of requests to invalidate the attack.

## 2.9 Optional HAL packages/modules

The following modules MAY be considered in the future releases.

### 2.9.1 Boson sampling HAL commands for Photonic Qubits

Boson Sampling is a catchall term for a set of NISQ devices in hardware based on today's photonic technologies.

### 2.9.2 HAL Transpiler Module support

CNOT gates are implemented on hardware using sets of native gates. Therefore, a transpile step is required to transform a CNOT gate into hardware compatible gate sequences. It is also possible to perform optimisation, converting native gate sequences into an equivalent but shorter circuit. The transpiler would generate circuits comprised of Level 1 commands.

## 2.10 Standards and Interfaces

## 2.11 Use Case scenarios

[UC] To demonstrate the need for multiple HAL levels and the algorithms that can be run on each level, we provide example pseudocodes of the following algorithms:

1.

**Shor's Algorithm: Using Kitaev's Quantum Fourier Transform (QFT) approach,**

the qubit count of the quantum circuits run as part of Shor's Algorithm can be reduced. However, this reduction in qubit count needs to be compensated for by performing intermediate measurements on the QFT qubit and also applying rotation gates conditional on intermediate measurement results [REF\_4]. Hence, this algorithm will require level 1 HAL access.

Pseudocode in Appendix 2: Use Case 1 – Shor's Algorithm.

1.

**HoloVQE: Circuits run as part of the HoloVQE algorithm [REF\_5] require**

intermediate measurements on qubits and require intermediate qubit resets. For a user to implement active qubit reset themselves, they will require HAL level 1 access due to the very low latency required. However, some hardware manufacturers may want to provide active qubit reset capabilities themselves as a HAL level 2/level 3 command. Hence, this is an example of an algorithm that will require HAL level 2/3 depending on the available optional HAL command. The OpenQASM pseudocode is given in Appendix 3: Use Case 2 – holoVQE. Further use cases will be added in the future versions of this document, for example a minimal example of a conventional VQE code, and a minimal example of an alpha-VQE code.

## 2.12 Appendix 1

### 2.12.1 Notes and Questions

[Metadata\*] How will this be implemented in other systems. Is this info stored in a config file? Assuming an application developer is writing an algorithm that then needs to be built to run on hardware, it would make sense that this data is store on the user's machine and used to compile and build?

[Examples\*] Pseudo-language code example of a HAL feature implementation

[UC] Use-case scenarios

[1\*] This is still open for debate and will depend on HW provider as well as qubit tech. Likely, something to include in metadata rather than specify.

[2\*] If a vendor conforms to the structure of the HAL for their internal features then they could benefit from examples and some standardisation for their group properties APIs even if not for their implementation.

[3\*] The one attack that could be most worrisome already is on the device firmware itself or on the management system—whether it be by alteration or replacement. Hence signatures and attestation should probably be assumed

[q1] Metadata is part of the HAL, and in some cases, it seems that data may reflect details of the



lowest levels of the QPU stack including some details of the qubit implementation to help guide cross-implementation translation. The CPU could be involved in translation too, especially if it changes across implementations as should be anticipated (example: a constant representing the CPU architecture). If this is correct, then The HAL may cover as much as the whole stack, not just the middle. [Does it need clarifications?]

[q2] Groups and levels disjoint and distinct? Are all groups (or levels) expected to be implemented by all vendors even if they are not all exposed to all customers? Or may vendors choose to build bespoke versions of some in ways that do not coordinate with other components? This could prove relevant if the OS implementation and HAL components are “certified” or “conformant” for use and might even be commercially traded among parties to Deltaflow OS, since the HAL itself appears to have the option to be closed source software even if Deltaflow itself remains OSS. If they are not required to be implemented should some be explicitly denoted as optional, and if they are, then should that be stated here at the start? [Added Multi-Level HAL extra specifications]

[q3] Again, are we going to encourage vendors to follow the level structure for their internal use, even if they don’t expose them to any customers? Is Level 3 mandatory? Is level 2 encouraged? Is Level 1 truly optional? Is there an implication that some or all levels may be licensed? Is it anticipated that some vendors may choose to open source their implementations? It is likely that there will be a need to validate the authenticity of any level for supply chain and security-related reasons. [Tentative response in Multi-Level HAL additional considerations]

[q4] Consequently, do we want to explicitly state that members of this category may not translate across implementations, resulting in defaulting back to core commands and speeds? [Tentative response in Multi-Level HAL additional considerations]

[q5] Is metadata confined to static information that is especially useful at initialisation time? Does it include dynamic properties? Can it be extended by the vendor to include information that is specific to a specific machine, such as the calibration and quality of specific qubits hints that can be used by algorithm developers to select how to distribute computation across the qubits made available to them or even for the OS to allocate qubits based on quality or length of computation or even cost to the application customer for their use. These factors could make it important to authenticate such information. Therefore, should the metadata also be decomposed into “levels” of revelation? [Should be addressed by the Section Metadata Specification]

[q6] Should we have controlled rotation gates? [Added to the Notes on commands Layer 2 and 1]

[q7] Multi-user and session management – should this be part of the specification? [Addressed by HAL Commands Minimum Requirements]

[q8] Should qubit indices be handled as indices rather than bit fields? [Addressed in Command Format: Option I]

[q9] Should we include gates with more than two qubits? ? [Added to the Notes on commands Layer 2 and 1]

[q10] Add a command to the standard regarding selection of the backend - emulator or hardware. Deltaflow OS can utilise this command to select a backend for HAL Software to run the algorithms on? [Addressed by HAL Commands Minimum Requirements]

## 2.13 Appendix 2: Use Case 1 – Shor’s Algorithm

Here we provide two ways of implementing quantum circuits used in Shor’s algorithm. The first implementation uses a FOR loop to repeat sets of circuit operations whereas the second implementation avoids using a loop by repeating the code for the set of circuit operations an appropriate number of times. Another difference between the two implementation is that in the first implementation, consecutive controlled phase gates are combined using classical logic before the command is sent to the quantum device.

### 2.13.1 Implementation 1 pseudocode

```

/*
 * Shor's algorithm circuit
 * 1+4 qubits example with k=3, N = 15, a = 11
 */

int n = 5;                // 1 + number of bits used to represent N
int k = 3;                // number of QFT bits
qubit q[n];               // declare qubit register with n qubits
bits[k] c;                // declare classical bit register with QFT bits ordered from
most significant(c[0]) to least significant (c[k-1])

//initialise qubit register
reset q;

// prepare qubits register |00001>
x q[n-1];

// define function that runs the appropriate pulse sequence
def apply_controlled_unitary(int[k]: op_index) {
    // Apply appropriate controlled unitary
    // = controlled-a^(2^(k-(1+op_index)))%N

    if (op_index == 0) {
        // Apply controlled (11^4)%15 = controlled 1%15

// Nothing to do
    }

    if (op_index == 1) {
        // Apply controlled (11^2)%15 = controlled 1%15

// Nothing to do
    }

    if (op_index == 2) {
        // Apply controlled (11^1)%15 = controlled 11%15

        // swap q[2] and q[4] conditioned on q[0]
cswap q[0] q[2] q[4];
        cswap q[0] q[1] q[3];

// apply X on q[1] conditioned on q[0]
cx q[0] q[1];

        cx q[0] q[2];
        cx q[0] q[3];
        cx q[0] q[4];
    }
}

// Shor's algorithm loop
for i in [0: k - 1] {
    // Reset QFT qubit to |0> state
    reset q[0];

// Apply Hadamard gate to create |+> state
h q[0];

    apply_controlled_unitary(i)

```



```

// phase shift to apply depends on previous measurements; sum up the phase
rotation angles and then apply a phase gate with the summed angle
float phase_shift = 0;

if (c[0] == 1) {
    phase_shift += pi/2;
}
if (c[1] == 1) {
    phase_shift += pi/4;
}
if (c[2] == 1) {
    phase_shift += pi/8;
}
rz (phase_shift) q[0];

// Apply Hadamard
h q[0];

    // Newest measurement outcome is associated with a pi/2 phase shift
    // in the next iteration, so shift all bits of c to the right
    c >>= 1;

// Measure QFT qubit and save result to 0th index of classical bit register
measure q[0] -> c[0];
}

```

### 2.13.2 Implementation 2 pseudocode

```

/*
 * Shor's algorithm circuit
 * 1+4 qubits example with k=3, N = 15, a = 11
 */

int n = 5;                // 1 + number of bits used to represent N
int k = 3;                // number of QFT bits
qubit q[n];               // declare qubit register with n qubits
bits[k] c;                // declare classical bit register with QFT bits ordered from
most significant(c[0]) to least significant (c[k-1])

//initialise qubit register
reset q;

// prepare qubits register |00001>
x q[n-1];

// Shor's algorithm loop
//-----
//----- k = 0 -----
//-----

// reset QFT qubit to |+> state
reset q[0];
h q[0];

// apply controlled (11^4)%15 = controlled 1%15
// nothing to do

// phase shift to apply depends on previous measurements
if (c[0] == 1) {

```

```
        rz (pi/2) q[0];
    }
    if (c[1] == 1) {
        rz (pi/4) q[0];
    }
    if (c[2] == 1) {
        rz (pi/8) q[0];
    }

    h q[0];
    // newest measurement outcome is associated with a pi/2 phase shift
    // in the next iteration, so shift all bits of c to the right
    c >>= 1;
    measure q[0] -> c[0];
}

//-----
//----- k = 1 -----
//-----

// reset QFT qubit to |+> state
reset q[0];
h q[0];

// apply controlled (11^2)%15 = controlled 1%15
// nothing to do

if (c[0] == 1) {
    rz (pi/2) q[0];
}
if (c[1] == 1) {
    rz (pi/4) q[0];
}
if (c[2] == 1) {
    rz (pi/8) q[0];
}

h q[0];
// newest measurement outcome is associated with a pi/2 phase shift
// in the next iteration, so shift all bits of c to the right
c >>= 1;
measure q[0] -> c[0];
}

//-----
//----- k = 2 -----
//-----

// reset QFT qubit to |+> state
reset q[0];
h q[0];

// apply controlled (11^1)%15 = controlled 11%15
cswap q[0] q[2] q[4];
cswap q[0] q[1] q[3];
cx q[0] q[1];
cx q[0] q[2];
cx q[0] q[3];
cx q[0] q[4];

if (c[0] == 1) {
    rz (pi/2) q[0];
}
}
```

```

if (c[1] == 1) {
    rz (pi/4) q[0];
}
if (c[2] == 1) {
    rz (pi/8) q[0];
}

h q[0];
// newest measurement outcome is associated with a pi/2 phase shift
// in the next iteration, so shift all bits of c to the right
c >>= 1;
measure q[0] -> c[0];
}

//-----
//----- DONE -----
//-----

```

## 2.14 Appendix 3: Use Case 2 – holoVQE

Below is an implementation for a single circuit run of the XXZ model energy calculation circuit in [arXiv:2005.03023v1]. The circuit requires intermediate measurements and resets of qubits, but, it does not require modifying the circuit based on the measurement outcomes. Hence, assuming the hardware supports active qubit reset as a level 2 (3) command, this is an example of a level 2 (3) HAL algorithm.

Note that if active qubit reset is not available, the algorithm can be run using level 1 HAL by replacing:

```
reset q[1];
```

with the following:

```

measure q[1] -> c[0];
if (c[0] == 1) {
    x q[1];
}

```

```

/*
 * holoVQE circuit for XXZ spin chain energy calculation
 * 1 physical qubit, 1 bond qubit; 4 'burn in' lattice sites
 */

int lattice_sites = 4;      // number of 'burn in' state preparation lattice
sites
qubit q[2];                // declare qubit register with 2 qubits (1 bond, 1 physical)
bits[4] c;                 // declare classical bit register with 4 bits (4 measurement
results stored)
float theta = 1.234;        // parameterised angle

// initialize qubit register
reset q;

// State preparation
for i in [0: lattice_sites - 1] {
// Apply G_theta
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];

```

```
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];

// Reset physical qubit
reset q[1];

// Apply G_theta_tilda
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];
x q[1];

// Reset physical qubit
reset q[1];
}
//Expectation value measurement

//Apply G_theta, measure in X basis, then reset physical qubit
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];

h q[1];
measure q[1] -> c[0];

reset q[1];

//Apply G_theta_tilda, measure in X basis, then reset physical qubit
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];
x q[1];

h q[1];
measure q[1] -> c[1];

reset q[1];

//Apply G_theta, measure in Z basis, then reset physical qubit
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];
```

```

measure q[1] -> c[2];

reset q[1];

//Apply G_theta_tilda, measure in Z basis, then reset physical qubit
rx (pi/2) q[0];
ry (pi/2) q[1];
cz q[0] q[1];
rx (-theta) q[0];
ry (theta) q[1];
cz q[0] q[1];
rx (-pi/2) q[0];
ry (-pi/2) q[1];
x q[1];

measure q[1] -> c[3];

reset q[1];

//-----
//----- DONE -----
//-----

```

## 2.15 Glossary

Table 2.15. Definitions and Abbreviations

Term	Definition/Description
SHALL	This word, or the terms “REQUIRED” or “MUST”, mean that the definition is an absolute requirement of the specification.[REF_3]
SHOULD	This word, or the adjective “RECOMMENDED”, mean that there may exist valid reasons in particular circumstances to ignore a particular item, but the full implications must be understood and carefully weighed before choosing a different course.[REF_3]
MAY	This word, or the adjective “OPTIONAL”, mean that an item is truly-optional. One vendor may choose to include the item because a particular marketplace requires it or because the vendor feels thatit enhances the product while another vendor may omit the same item. An implementation which does not include a particular option MUST be prepared to interoperate with another implementation which does include the option, though perhaps with reduced functionality. In the same vein an implementation which does include a particular option MUST be prepared to interoperate with another implementation which does not include the option (except, of course, for the feature the option provides.)[REF_3]
HAL	Hardware Abstraction Layer
NISQ	Noisy Intermediate-Scale Quantum
ISCF	Industrial Strategy Challenge Fund
API	Application Programming Interface
QPU	Quantum Processing Unit
CPU	Central Processing Unit
FPGA	Field Programmable Gate Array
VQA	Variational Quantum Algorithm
VQE	Variational Quantum Eigensolver
QNN	Quantum Neural Network

QoS	Quality of Service
Northbound Interface	In Computer Networking and Computer Architecture, a northbound interface of a component is an interface that allows the component to communicate to a higher-level component, using the latter component's southbound interface
Transpiler	Transpiling is a specific term for taking source code written in one language and transforming into another language that has a similar level of abstraction
Quantum Machine	A human-made device whose collective operation follows the laws of quantum mechanics
Adjacency Matrix	A square matrix normally used to represent a finite graph by defining adjacency of vertices as well as self-loops.

## 2.16 References

- [REF\_1] Practical Quantum Computing: the value of local computation; James R. Cruise, Neil I Gillespie, Brendan Reid; Riverlane Ltd; Sep 2020; <https://arxiv.org/abs/2009.08513>
- [REF\_2] J M Pino et al. Demonstration of the QCCD trapped-ion quantum computer architecture. 2020. <https://arxiv.org/abs/2003.01293>
- [REF\_3] RFC 2119: Key words for use in RFCs to Indicate Requirement Levels, S. Bradner, Harvard University, March 1997; <https://www.ietf.org/rfc/rfc2119.txt>
- [REF\_4] Monz, Thomas, et al. "Realisation of a scalable Shor algorithm." Science 351.6277 (2016): 1068-1070.[REF\_5] Foss-Feig, Michael, et al. "Holographic quantum algorithms for simulating correlated spin systems." <https://arxiv.org/abs/2005.03023> (2020)
- [REF\_5] Foss-Feig, Michael, et al. "Holographic quantum algorithms for simulating correlated spin systems." <https://arxiv.org/abs/2005.03023> (2020).



