

# Design of 8-bit Microcontroller in Verilog

CHUNDURI SAI ABHISHEK<sup>1</sup> AND KANTA D S VIJAYA RAGHAVENDRA<sup>2</sup>

<sup>1,2</sup>*Indian Institute of Space Science and Technology, Trivandrum*

<sup>1</sup>*chunduri.sc18b114@ug.iist.ac.in*

<sup>2</sup>*kanta.sc18b131@ug.iist.ac.in*

July 19, 2020

## I. Introduction

RISC (Reduced Instruction Set Computer) is a design concept aimed at reducing the complexity of the instruction set, which in turn reduces the amount of space, cycle time, cost and other parameters considered during the design implementation. The advent of FPGA has allowed the implementation of the complex logical systems on FPGA. The aim of this project is to design the micro controller based on 8 bit RISC architecture using Verilog and implement it on FPGA Spartan 3E device. It takes into consideration very simple instruction set. The blocks in this micro controller are ALU, accumulator, Adders, MUX, registers and memories. It is **non-pipelined** and follows a **Harvard architecture** type memory (i.e. separate memories for program and data instructions).

## II. System being designed

The following diagram is the architecture of the microcontroller. The data-path is shown as black arrows, and control signals are red arrows.




Figure 1: Block diagram representation of various modules involved

The major building blocks of the architecture are Program counter, program memory, data memory, accumulator, status register, Instruction register and data register. These blocks are supported by the functional units ALU, MUX1, MUX2, Adder. Control Logic is used to denote all control signals in the system.

The non-pipelined structure uses 3 clock cycles to complete each stage, the stages are:

- **LOAD** (initial state): load program to program memory, which takes 1 cycle per instruction loaded.
- **FETCH** (first cycle): fetch current instruction from program memory.
- **DECODE** (second cycle): decode instruction to generate control logic, read data memory for operand.
- **EXECUTE** (of the third cycle): execute the instructions.

## III. Description of I/O ports in each module

### III.I Program memory

The microcontroller has a 256 x 12 bits of program memory that stores program instructions

- **Enable port** (1 bit, input, denoted as PMem.E): enable the device, i.e. if it is 1, then the entry specified by the address port will be read out, otherwise, nothing is read out.
- **Address port** (8 bit, input, denoted as PMem.Addr): specify which instruction entry is read out.
- **Instruction port** (12 bit, output, denoted as PMem.I): the instruction entry that is read out, connected to IR.
- **Load enable port** (1 bit, input, denoted as PMem.LE): enable the load, i.e. if it is 1, then the entry specified by the address port will be load with the value specified by the load instruction input port and the instruction port is supplied with the same value; otherwise, the entry specified by the address port will be read out from the instruction port, and the value of instruction load port is ignored.
- **Load address port** (8 bit, input, denoted as PMem.LA): specify which instruction entry is loaded.
- **Load instruction port** (12 bit, input, denoted as PMem.LI): the instruction that is loaded.

### III.II Registers

These functional units are used for different functionalities.

- **Program Counter** (8 bit, denoted as PC): contains the index of current executing instruction.
- **Accumulator** (8 bit, denoted as Acc): holds result and 1 operand of the arithmetic or logic calculation.
- **Status Register** (4 bit, denoted as SR): holds 4 status bit, i.e.
  - Z (zero flag, SR[3]): 1 if result is zero, 0 otherwise.
  - C (carry flag, SR[2]): 1 if carry is generated, 0 otherwise.
  - S (sign flag, SR[1]): 1 if result is negative (as two's complement), 0 otherwise.
  - O (overflow flag, SR[0]): 1 if result generates overflow, 0 otherwise.

- **Instruction Register** (12 bit, denoted as IR): contains the current executing instruction.
- **Data Register** (8 bit, denoted as DR): contains the operand read from data memory.

### III.III Data Memory

The microcontroller has a 16 x 8 bits data memory, denoted as DMem.

- **Enable port** (1 bit, input, denoted as DMem.E): enable the device, i.e. if it is 1 then the entry specified by the address port will be read out or written in otherwise nothing is read out or written in.
- **Write enable port**(1 bit, input, denoted as DMem.WE): enable the write, i.e. if it is 1, then the entry specified by the address port will be written with the value specified by the data input port and the data output port is supplied with the same value; otherwise, the entry specified by the address port will be read out data output port, and value of data input port is ignored.
- **Address port** (4 bit, input, denoted as DMem.Addr): specify which data entry is read out, connected to IR[3:0].
- **Data input port** (8 bit, input, denoted as DMem.DI): the value that is written in, connected to ALU.Out.
- **Data output port** (8 bit, output, denoted as DMem.DO): the data entry that is read out, connected to MUX2.

### III.IV PC Adder

PC adder is used to add PC by 1, that is to move to the next instruction. This component is purely combinational. It has the following port.

- **Adder input port** (8 bit, input, denoted as Adder.In): connected to PC.
- **Adder output port** (8 bit, output, denoted as Adder.Out): connected to MUX1.In2.

### III.V ALU

ALU is used to do the actual computation for the current instruction. This component is pure combinational. It has the following port.

- **ALU operand 1 port** (8 bit, input, denoted as ALU.Operand1): connected to Acc.

- **ALU operand 2 port** (8 bit, input, denoted as ALU.Operand2): connected to MUX2.Out.
- **ALU enable port** (1 bit, input, denoted as ALU.E): connected to control logic.
- **ALU mode port** (4 bit, input, denoted as ALU.Mode): connected to control logic.
- **Current flags port** (4 bit, input, denoted as ALU.CFlags): connected to SR. ALU output port (8 bit, output, denoted as ALU.Out): connected to DMem.DI. ALU flags port (4 bit, output, denoted as ALU.Flags): the Z (zero), C (carry), S (sign), O (overflow) bits, from MSB to LSB, connected to status register.

### III.VI Control unit

Control signal is derived from the current state and current instruction. The control logic component is purely combinational. There are in total 12 control signals. The signals are listed as

- **PC.E**: enable port of program counter (PC)
- **Acc.E**: enable port of accumulator (Acc)
- **SR.E**: enable port of status register (SR)
- **IR.E**: enable port of instruction register (IR)
- **DR.E**: enable port of data register (DR)
- **PMem.E**: enable port of program memory (PMem)
- **DMem.E**: enable port of data memory (DMem)
- **DMem.WE**: write enable port of data memory (DMem)
- **ALU.E**: enable port of ALU
- **ALU.Mode**: mode selection port of ALU
- **MUX1.Sel**: selection port of MUX1
- **MUX2.Sel**: selection port of MUX2

### III.VII MUX

There are two different sets of MUXs used

**MUX1:** It is used to choose the source for updating PC

**MUX2:** It is used to choose the source for operand 2 of ALU.

The ports used are as follows:

- **MUX1 input 1 port** (8 bit, input, denoted as MUX1.In1): connected to IR [7:0].
- **MUX1 input 2 port** (8 bit, input, denoted as MUX1.In2): connected to Adder.Out.
- **MUX1 selection port** (1 bit, input, denoted as MUX1.Sel): connected to control logic.
- **MUX1 output port** (8 bit, output, denoted as MUX1.Out): connected to PC.
- **MUX2 input 1 port** (8 bit, input, denoted as MUX2.In1): connected to IR [7:0].
- **MUX2 input 2 port** (8 bit, input, denoted as MUX2.In2): connected to DR.
- **MUX2 selection port** (1 bit, input, denoted as MUX2.Sel): connected to control logic.
- **MUX2 output port** (8 bit, output, denoted as MUX2.Out): connected to ALU.Operand2.

## IV. Verilog Code Modules

### IV.I ALU Module

```
1  `timescale 1ns / 1ps
2
3
4  module ALU(
5  input  [7:0]  Operand1 ,Operand2 ,
6  input  E,
7  input  [3:0]  Mode,
8  input  [3:0]  CFlags ,
9  output [7:0]  Out,
10 output [3:0]  Flags
11
12 // 4 Flag bits are Z (zero),
13 // C (carry), S (sign),O (overflow)
14 // in order from from MSB to LSB
15 );
16
17 wire Z,S,O;
18 reg  CarryOut;
19 reg  [7:0]  Out_ALU;
20
21 always @(*)
22 begin
23
24 case (Mode)
25
26 // Addition Mode//
27
28 4'b0000: {CarryOut,Out_ALU} = Operand1 + Operand2;
29
30 // Subtraction Mode //
31
32 4'b0001: begin Out_ALU = Operand1 - Operand2;
33 CarryOut = !Out_ALU[7];
34 end
35
36 // Move value of accumulator to a memory //
37
38 4'b0010: Out_ALU = Operand1;
39
40 // Move value of memory entry to accumulator and Moving
41 // immediate number to accumulator//
42
43 4'b0011: Out_ALU = Operand2;
44
45 // Logic Gate Operations between memory entries and accumulator
46 //
47 // ( all are bitwise operations ) //
48
49 4'b0100: Out_ALU = Operand1 & Operand2; // AND Gate //
50 4'b0101: Out_ALU = Operand1 | Operand2; // OR Gate  //
```

```

49 4'b0110: Out_ALU = Operand1 ^ Operand2; // XOR Gate //
50
51
52
53 // Subtract Memory entry by accumulator //
54
55 4'b0111: begin
56 Out_ALU = Operand2 - Operand1;
57 CarryOut = !Out_ALU[7];
58 end
59
60
61 // ***** Shift Micro-operations *****//
62
63
64 // Left Shift (Circular) //
65
66 4'b1010: Out_ALU = (Operand2 << Operand1[2:0]) | ( Operand2 >>
    Operand1[2:0]);
67
68 // Right Shift (Circular) //
69
70 4'b1011: Out_ALU = (Operand2 >> Operand1[2:0]) | ( Operand2 <<
    Operand1[2:0]);
71
72 // Logical Left Shift //
73
74 4'b1100: Out_ALU = Operand2 << Operand1[2:0];
75
76 // Logical Right Shift //
77
78 4'b1101: Out_ALU = Operand2 >> Operand1[2:0];
79
80 // Arithmetic Shift //
81
82 4'b1110: Out_ALU = Operand2 >>> Operand1[2:0];
83
84
85 // *****//
86
87
88 // 2's complement generation //
89
90 4'b1111: begin
91 Out_ALU = 8'h0 - Operand2;
92 CarryOut = !Out_ALU[7];
93 end
94
95 // *****//
96
97 default: Out_ALU = Operand2;
98 endcase
99 end
100
101

```



```

102 // ***** Assigning values to flags ***** //
103
104 assign O = Out_ALU[7] ^ Out_ALU[6]; // XOR of MSB and last one
      bit from MSB //
105 assign Z = (Out_ALU == 0)? 1'b1 : 1'b0;
106 assign S = Out_ALU[7];
107 assign Flags = {Z, CarryOut, S, O};
108
109 // ***** //
110
111 assign Out = Out_ALU;
112 endmodule

```

## IV.II Adder and MUX Modules

```

1 'timescale 1ns / 1ps
2
3 module adder
4 ( input [7:0] In ,
5   output [7:0] Out
6 );
7
8 assign Out = In + 1;
9 endmodule
10
11
12
13 module MUX1( input [7:0] In1 , In2 ,
14   input Sel ,
15   output [7:0] Out
16 );
17 assign Out = (Sel==1)? In1 : In2;
18 endmodule

```

## IV.III Data Memory Module

```

1 'timescale 1ns / 1ps
2
3 module DMem(
4   input clk ,           // Clock //
5   input E,              // Enable Port //
6   input WE,             // Write Enable //
7   input [3:0] Addr,     // Address Port //
8   input [7:0] DI,       // Data In //
9   output [7:0] DO       // Data Out //
10 );
11
12 reg [7:0] data_mem [255:0];
13
14 always@(posedge clk)
15 begin
16
17 if ((E==1) && (WE ==1)) // If Enable port and Write Enable
      ports are high, then accept data as input //
18 data_mem[Addr] <= DI;

```

```

19 end
20
21 assign DO = (E ==1)? data_mem[Addr]:0; //If Enable port is high
    , make data available to output, else data out = zero //
22 endmodule

```

## IV.IV Program Memory Module

```

1  `timescale 1ns / 1ps
2
3  module PMem(
4      input  clk ,                //Clock//
5      input  E,                  //Enable Port//
6      input  [7:0] Addr,         //Address Port//
7      output [11:0] I,           // Instruction Port//
8
9      input  LE,                 // Load Enable Port //
10     input  [7:0] LA,            // Load Address Port//
11     input  [11:0] LI            // Load Instruction Port//
12 );
13
14 reg [11:0] Prog_Mem[255:0] ;
15
16 always @(posedge clk)
17 begin
18     if (LE == 1) begin
19         // When Load Enable port is high, copy instructions into Program
            Memory Register //
20
21     Prog_Mem[LA] <= LI;
22 end
23 end
24
25 assign I = (E == 1) ? Prog_Mem[Addr]: 0 ;
26 // When Enable is high, make instruction port to store program
    memory address, else it stores 'zero' //
27
28 endmodule

```

## IV.V Control Unit Module

```
1  `timescale 1ns / 1ps
2
3  module Control_logic(
4      input [1:0] stage,    // Tells whether to LOAD or Fetch or
                             // Decode or Execute //
5
6      input [11:0] IR,      // Instruction Register //
7
8      input [3:0] SR,       //Status Register //
9
10     output reg PC_E, Acc_E, SR_E, IR_E, DR_E, PMem_E, PMem_LE, DMem_E,
                             DMem_WE, ALU_E, MUX1_Sel, MUX2_Sel, //Enable signals //
11
12     output reg [3:0] ALU_Mode    // ALU-Output-Mode//
13     );
14
15
16     parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE =
17         2'b11;
18
19     // Set all enable signals initially to 'zero' //
20
21     always @(*)
22     begin
23
24         PMem_LE = 0;
25         PC_E = 0;
26         Acc_E = 0;
27         SR_E = 0;
28         IR_E = 0;
29         DR_E = 0;
30         PMem_E = 0;
31         DMem_E = 0;
32         DMem_WE = 0;
33         ALU_E = 0;
34         ALU_Mode = 4'd0;
35         MUX1_Sel = 0;
36         MUX2_Sel = 0;
37
38         /***** LOAD INSTRUCTIONS *****/
39         if( stage== LOAD )
40         begin
41             PMem_LE = 1;
42             PMem_E = 1;
43         end
44
45         /***** FETCH INSTRUCTIONS *****/
46
47         else if( stage== FETCH ) begin
48             IR_E = 1;
49             PMem_E = 1;
50         end
```

```

51
52 /***** DECODE INSTRUCTIONS *****/
53
54 else if( stage== DECODE )
55 begin
56
57 // IF IR MSB bits are '001' then enable data registers and data
    memory //
58
59 if( IR[11:9] == 3'b001)
60 begin
61 DR_E = 1;
62 DMem_E = 1;
63 end
64
65 else
66 begin
67 DR_E = 0;
68 DMem_E = 0;
69 end
70
71 end
72
73 /***** EXECUTE INSTRUCTIONS *****/
74
75 else if( stage== EXECUTE )
76 begin
77
78 if( IR[11]==1) begin // ALU I-type
79 PC_E = 1;
80 Acc_E = 1;
81 SR_E = 1;
82 ALU_E = 1;
83 ALU_Mode = IR[10:8];
84 MUX1_Sel = 1;
85 MUX2_Sel = 0;
86 end
87
88 else if( IR[10]==1) // JZ, JC, JS, JO
89 begin
90 PC_E = 1;
91 MUX1_Sel = SR[IR[9:8]];
92 end
93
94 else if( IR[9]==1)
95 begin
96 PC_E = 1;
97 Acc_E = IR[8];
98 SR_E = 1;
99 DMem_E = !IR[8];
100 DMem_WE = !IR[8];
101 ALU_E = 1;
102 ALU_Mode = IR[7:4];
103 MUX1_Sel = 1;
104 MUX2_Sel = 1;

```

```

105 end
106
107 else if (IR[8]==0)
108 begin
109 PC_E = 1;
110 MUX1_Sel = 1;
111 end
112
113 else
114 begin
115 PC_E = 1;
116 MUX1_Sel = 0;
117 end
118 end
119
120 end
121 endmodule

```

## IV.VI Microcontroller Top Module

```

1  `timescale 1ns / 1ps
2
3
4
5  module MicroController (input clk, rst
6  );
7      parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE
8      = 2'b11;
9      reg [1:0] current_state, next_state;
10     reg [11:0] program_mem [9:0];
11     reg load_done;
12     reg [7:0] load_addr;
13     wire [11:0] load_instr;
14     reg [7:0] PC, DR, Acc;
15     reg [11:0] IR;
16     reg [3:0] SR;
17     wire PC_E, Acc_E, SR_E, DR_E, IR_E;
18     reg PC_clr, Acc_clr, SR_clr, DR_clr, IR_clr;
19     wire [7:0] PC_updated, DR_updated;
20     wire [11:0] IR_updated;
21     wire [3:0] SR_updated;
22     wire PMem_E, DMem_E, DMem_WE, ALU_E, PMem_LE, MUX1_Sel, MUX2_Sel;
23     wire [3:0] ALU_Mode;
24     wire [7:0] Adder_Out;
25     wire [7:0] ALU_Out, ALU_Oper2;
26
27     // LOAD instruction memory
28     initial
29     begin
30         $readmemb("program_mem.dat", program_mem, 0, 9);
31     end
32
33     // ALU
34     ALU ALU_unit ( .Operand1(Acc),
35                   .Operand2(ALU_Oper2),

```

```

35 .E(ALU_E) ,
36 .Mode(ALU_Mode) ,
37 .CFlags(SR) ,
38 .Out(ALU_Out) ,
39 .Flags(SR_updated) // the Z (zero), C (carry), S (sign), O
    (overflow) bits , from MSB to LSB, connected to status
    register
40 );
41
42 // MUX2
43 MUX1 MUX2_unit( .In2(IR[7:0]) ,.In1(DR) ,
44 .Sel(MUX2_Sel) ,
45 .Out(ALU_Oper2)
46 );
47
48 // Data Memory
49 DMem DMem_unit( .clk(clk) ,
50 .E(DMem_E) , // Enable port
51 .WE(DMem_WE) , // Write enable port
52 .Addr(IR[3:0]) , // Address port
53 .DI(ALU_Out) , // Data input port
54 .DO(DR_updated) // Data output port
55 );
56
57 // Program memory
58 PMem PMem_unit( .clk(clk) ,
59 .E(PMem_E) , // Enable port
60 .Addr(PC) , // Address port
61 .I(IR_updated) , // Instruction port
62 // 3 special ports are used to load program to the memory
63 .LE(PMem_LE) , // Load enable port
64 .LA(load_addr) , // Load address port
65 .LI(load_instr) //Load instruction port
66 );
67
68 // PC Adder
69 adder PC_Adder_unit( .In(PC) ,
70 .Out(Adder_Out)
71 );
72
73 // MUX1
74 MUX1 MUX1_unit( .In2(IR[7:0]) ,.In1(Adder_Out) ,
75 .Sel(MUX1_Sel) ,
76 .Out(PC_updated)
77 );
78
79 // Control logic
80 Control_logic Control_Logic_Unit( .stage(current_state) ,
81 .IR(IR) ,
82 .SR(SR) ,
83 .PC_E(PC_E) ,
84 .Acc_E(Acc_E) ,
85 .SR_E(SR_E) ,
86 .IR_E(IR_E) ,
87 .DR_E(DR_E) ,

```

```

88     .PMem_E(PMem_E) ,
89     .DMem_E(DMem_E) ,
90     .DMem_WE(DMem_WE) ,
91     .ALU_E(ALU_E) ,
92     .MUX1_Sel(MUX1_Sel) ,
93     .MUX2_Sel(MUX2_Sel) ,
94     .PMem_LE(PMem_LE) ,
95     .ALU_Mode(ALU_Mode)
96     );
97
98
99 // LOAD
100 always @(posedge clk)
101 begin
102     if(rst==1) begin
103         load_addr <= 0;
104         load_done <= 1'b0;
105     end
106     else if(PMem_LE==1)
107     begin
108         load_addr <= load_addr + 8'd1;
109         if(load_addr == 8'd9)
110         begin
111             load_addr <= 8'd0;
112             load_done <= 1'b1;
113         end
114         else
115         begin
116             load_done <= 1'b0;
117         end
118     end
119 end
120
121 assign load_instr = program_mem[load_addr];
122 // next state
123 always @(posedge clk)
124 begin
125     if(rst==1)
126         current_state <= LOAD;
127     else
128         current_state <= next_state;
129 end
130 always @(*)
131 begin
132     PC_clr = 0;
133     Acc_clr = 0;
134     SR_clr = 0;
135     DR_clr = 0;
136     IR_clr = 0;
137     case(current_state)
138     LOAD: begin
139         if(load_done==1) begin
140             next_state = FETCH;
141             PC_clr = 1;
142             Acc_clr = 1;

```

```

143 SR_clr = 1;
144 DR_clr = 1;
145 IR_clr = 1;
146 end
147 else
148     next_state = LOAD;
149 end
150 FETCH: begin
151     next_state = DECODE;
152 end
153 DECODE: begin
154     next_state = EXECUTE;
155 end
156 EXECUTE: begin
157     next_state = FETCH;
158 end
159 endcase
160 end
161
162 // 3 programmer visible registers
163
164 always @(posedge clk)
165 begin
166     if (rst==1)
167     begin
168         PC <= 8'd0;
169         Acc <= 8'd0;
170         SR <= 4'd0;
171     end
172     else
173     begin
174         if (PC_E==1'd1)
175             PC <= PC_updated;
176         else if (PC_clr==1)
177             PC <= 8'd0;
178         if (Acc_E==1'd1)
179             Acc <= ALU_Out;
180         else if (Acc_clr==1)
181             Acc <= 8'd0;
182         if (SR_E==1'd1)
183             SR <= SR_updated;
184         else if (SR_clr==1)
185             SR <= 4'd0;
186     end
187 end
188
189 // 2 programmer invisible registers
190
191 always @(posedge clk)
192 begin
193     if (DR_E==1'd1)
194         DR <= DR_updated;
195     else if (DR_clr==1)
196         DR <= 8'd0;
197     if (IR_E==1'd1)

```



```

198 IR <= IR_updated;
199 else if (IR_clr==1)
200 IR <= 12'd0;
201 end
202 endmodule

```

## V. Verilog Testbench

### V.I Testbench

```

1 module MCU_tb;
2
3
4 // Verilog project: Verilog code for microcontroller
5 // Inputs
6
7 reg clk;
8 reg rst;
9
10 // Instantiate the Unit Under Test (UUT)
11 MicroController uut (
12 .clk(clk),
13 .rst(rst)
14 );
15
16
17 initial begin
18 // Initialize Inputs
19 rst = 1;
20
21 // Wait 100 ns for global reset to finish
22 #100;
23 rst = 0;
24 end
25
26 initial begin
27 clk = 0;
28 forever #10 clk = ~clk;
29 end
30
31 endmodule

```

## **V.I Test Programs [save them with name (“program\_mem.dat”)]**

### **V.I.I Test Program 1**

```
1 0000_0000_0000
2 1011_0000_0001
3 0010_0010_0000
4 1011_0000_0000
5 0011_0011_0000
6 0001_0000_0101
7 0000_0000_0000
8 0000_0000_0000
9 0000_0000_0000
10 0000_0000_0000
```

### **V.I.II Test Program 2**

```
1 0000_0000_0000
2 1011_0000_0001
3 0010_0010_0000
4 0011_0000_0000
5 0010_0000_0000
6 0011_0001_0000
7 0010_0001_0000
8 0011_0111_0000
9 0010_0111_0000
10 0001_0000_1001
```

### **V.I.III Test Program 3**


```
1 0000_0000_0000
2 1011_0000_0101
3 0010_0010_0000
4 0010_0010_0001
5 0010_0010_0010
6 1011_0000_0011
7 0010_0100_0000
8 0010_0101_0001
9 0010_0110_0010
10 0001_0000_1001
```

### **V.I.IV Test Program 4**


```
1 0000_0000_0000
2 1011_0000_0101
3 1010_0000_0000
4 1000_0000_0111
5 1001_0000_0110
6 1111_0000_0111
7 1100_0000_0011
8 1101_0000_0101
9 1110_0000_0011
10 0001_0000_1001
```

## VI. Simulation Results

### VI.I Outputs observed with Test Program 1

















## VI.II Outputs observed with Test Program 2



# VI.III Outputs observed with Test Program 3

Name	Value	100,999,990 ps	100,999,991 ps	100,999,992 ps	100,999,993 ps	100,999,994 ps	100,999,995 ps	100,999,996 ps
clk	1							
rst	0							
Operand1[7:0]	00000011				00000011			
Operand2[7:0]	00001001				00001001			
CFlags[3:0]	0000				0000			
Out_ALU[7:0]	00001100				00001100			
DI[7:0]	00001100				00001100			
DO[7:0]	00000000				00000000			
SR[3:0]	0000				0000			
IR[11:0]	000100001001				000100001001			
stage[1:0]	01				01			
LOAD[1:0]	00				00			
FETCH[1:0]	01				01			
EXECUTE[1:0]	11				11			
DFCONDF[1:0]	10				10			
X1: 100,999,996 ps								

## VI.IV Outputs observed with Test Program 4

		100,999,992 ps														
		100,999,991 ps					100,999,992 ps									
Name	Value															
 clk	1															
 rst	0															
 Operand1[7:0]	00000110						00000110									
 Operand2[7:0]	00001001						00001001									
 Flags[3:0]	0000						0000									
 Out_ALU[7:0]	00001111						00001111									
 DI[7:0]	00001111						00001111									
 DO[7:0]	00000000						00000000									
 IR[11:0]	000100001001						000100001001									
 stage[1:0]	01						01									
 SR[3:0]	0000						0000									
 ALU_Mode[3:0]	0000						0000									
 LOAD[1:0]	00						00									
 FETCH[1:0]	01						01									
 DECOND[1:0]	10						10									
		X1: 100,999,992 ps														

## VII. Contribution of Team Members

Description	Done by
Design of ALU Module	Abhishek
Design of Adder and MUX Modules	Raghavendra
Design of Data Memory Module	Abhishek
Design of Program Memory Module	Raghavendra
Design of Control Signals Module	Abhishek
Design of Microcontroller Top Module	Abhishek
Design of Testbench/Test Programs	Raghavendra
Debugging	Abhishek , Raghavendra
Verification and Simulation	Abhishek , Raghavendra
Report Writing	Abhishek , Raghavendra

## VIII. Project Files

[https://drive.google.com/drive/folders/1uhJenKx8uz7m-1L169k3nM-satF63\\_Xd?usp=sharing](https://drive.google.com/drive/folders/1uhJenKx8uz7m-1L169k3nM-satF63_Xd?usp=sharing)