Implementation of 4-bit Booth's Algorithm Multiplier in Verilog

Chunduri Sai Abhishek¹

¹Indian Institute of Space Science and Technology, Trivandrum ¹chunduri.sc18b114@uq.iist.ac.in

ABSTRACT

Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. Booth's algorithm examines adjacent pairs of bits of the N-bit multiplier Y in signed two's complement representation, including an implicit bit below the least significant bit, $y_{-1} = 0$. For each bit y_i for i running from 0 to N-1, the bits y_i and y_{i-1} are considered. Where these two bits are equal, the product accumulator P is left unchanged. Where $y_i = 0$ and $y_{i-1} = 1$, the multiplicand times 2^i is added to P; and where $y_i = 1$ and $y_{i-1} = 0$, the multiplicand times 2^i is subtracted from P. The final value of P is the signed product.

1 Algorithm

SIGNED MULTIPLICATION: BOOTH'S ALGORITHM

- 1) Booth's Algorithm is used to multiply two SIGNED numbers.
- 2) When we multiply two "N-bit" numbers, the answer is "2 \times N" bits.
- 3) Three registers A, Q and M, are used for this process.
- 4) Q contains the Multiplier and M contains the Multiplicand.
- 5) A (Accumulator) is initialized with 0.
- 6) At the end of the operation, the Result will be stored in (A & Q) combined.
- 7) The process involves **addition**, **subtraction** and **shifting**.

Algorithm:

The number of steps required is equal to the number of bits in the multiplier.


At the beginning, consider an imaginary "0" beyond LSB of Multiplier

- 1) At each step, examine two adjacent Multiplier bits from Right to Left.
- 2) If the transition is from "0 to 1" then Subtract M from A and Right-Shift (A & Q) combined.
- 3) If the transition is from "1 to 0" then ADD M to A and Right-Shift.
- 4) If the transition is from "0 to 0" then simply Right-Shift.
- 5) If the transition is from "1 to 1" then simply Right-Shift.


Repeat steps 1 to 5 for all bits of the multiplier.

The **final answer** will be in **A & Q** combined.


1.1 Flow Chart



2 Block Diagram



3 Module Implemented in Verilog



4 Verilog Codes

4.0.1 Booth's Multiplier Block

```
'timescale 1ns / 1ps
3 // This module will be checking the Q_i-1 bit and Q_i bit and
      take decision //
5 // If Q_i-1 bit to Q_i transistion is 0->1, then A-M, followed
      by right shift //
6 // If Q_i-1 bit to Q_i transistion is 1->0, then A+M, followed
      by right shift //
_{7} // If Q_i-1 bit to Q_i transistion is 0->0 or 1->1 , then do
      only the right shift //
no module booths_multiplier_block(
       input [3:0] A<sub>-in</sub>,
11
       input [3:0] M,
       input [4:0] Q<sub>-in</sub>,
       output [3:0] A_out,
14
       output [4:0] Q_out
15
16
       );
17
18 // A ---> Accumilator , Q ---> Multiplier , M ---> Multiplicand
      . . . . //
19 // output is the registers A and Q taken together in respective
      order //
21 // Note that our Q_out register is of 5 bits and not 4 bits,
      since it has the additional Q_i-1 bit //
22 // the last two bits in Q register are our Q_i-1 and Q_i bits //
23
24
25
27 // Temporary Registers //
29 reg [3:0] A_temp;
30 reg [4:0] Q_temp;
31
32 \text{ wire } [3:0] \text{ A}_{\text{sum}} = \text{A}_{\text{in}} + \text{M} ;
33 wire [3:0] A_sub = A_in + M+1; // subtracation is same as
      adding 2's complement = 1's complement + 1 //
34
35
36
  always@(A_in,M,Q_in,A_sum,A_sub) begin
37
38
39
    \operatorname{case}(\operatorname{Q}_{-\operatorname{in}}[1:0]) // the last two bits in Q register are our
40
      Q_i-1 and Q_i bits //
41
         2'b00,2'b11 : begin
42
```

```
A_{\text{temp}} = \{A_{\text{in}}[3], A_{\text{in}}[3:1]\};
43
                         Q_{\text{temp}} = \{A_{\text{in}}[0], Q_{\text{in}}[4:1]\};
                                                                               // Right
44
        Shift Algorithm //
                         end
45
46
                           begin
           2 'b01 :
47
                         A_{temp} = \{A_{sum}[3], A_{sum}[3:1]\};
48
                         Q_{temp} = \{A_{sum}[0], Q_{in}[4:1]\};
                                                                                // A+M
49
       and Right Shift Algorithm//
                         end
50
51
           2 'b10 :
                            begin
                         A_{temp} = \{A_{sub}[3], A_{sub}[3:1]\};
54
                         Q_{temp} = \{A_{sub}[0], Q_{in}[4:1]\};
                                                                                // A-M
       and Right Shift Algorithm//
                         end
56
57
      endcase
58
   end
59
60
61
assign A_{\text{out}} = A_{\text{temp}};
   assign Q_{\text{out}} = Q_{\text{temp}};
64
66 endmodule
```

4.0.2 Booth's Multiplier Top Level Module

```
'timescale 1ns / 1ps
   2
   3 // 4-bit Booth's Multiplier//
   _4 // 3 bits is the data and the MSB is the Sign bit //
   _{5} // M and Q can lie in between [-8 \text{ to } +7] //
   7 module Booths_multiplier_top_module(
                                     input [3:0] M,
                                     input [4:0] Q,
   9
                                     output [7:0] Z
10
                                     );
11
14 wire [3:0] A_out1;
15 wire [4:0] Q_out1;
16
17 wire [3:0] A_out2;
18 wire [4:0] Q_out2;
19
20 wire [3:0] A_out3;
var{var} = var{var} 
23 wire [3:0] A_out4;
24 wire [4:0] Q_out4;
25
```

```
26 reg [7:0] Z_temp;
27
28
29
  //Accumilator is initially with '0000' //
_{31} // Here we make Q as 4 bit register, but in top module it's 5
      bits .... so we seperately instantiate the Q_i-1 bit as '0'
32
33
  booths_multiplier_block booth1 (
34
35
     . A_{in} (4'b0000),
36
     M(M)
37
     .Q_{-in}({Q,1'b0}),
38
     . A_{out}(A_{out1}),
39
     . Q_{out}(Q_{out}1)
40
41
  );
42
43
  booths_multiplier_block booth2 (
44
45
     .A_{in}(A_{out1}),
46
     M(M),
47
     . Q_{in}(Q_{out1}),
48
     . A_{out}(A_{out2}),
49
     .Q_{out}(Q_{out2})
50
51
52
53
  booths_multiplier_block booth3 (
55
     .A_{in}(A_{out2}),
56
57
     M(M),
     .Q_{in}(Q_{out2}),
     .A_{out}(A_{out3}),
59
     . Q_{out}(Q_{out3})
60
  );
61
62
  booths_multiplier_block booth4 (
63
     .A_{in}(A_{out3}),
65
     M(M)
66
     .Q_{in}(Q_{out3}),
67
     .A_{out}(A_{out4}),
68
     .Q_{out}(Q_{out4})
69
70
71
  assign Z = \{A_out4, Q_out4[4:1]\};
73
74
75
76 endmodule
```

4.0.3 Testbench

```
'timescale 1ns / 1ps
4 module testbench;
    // Inputs
6
    reg [3:0] M;
    reg [3:0] Q;
    // Outputs
10
     wire [7:0] Z;
11
12
     // Instantiate the Unit Under Test (UUT)
13
     Booths_multiplier_top_module uut (
14
       M(M),
15
       Q(Q),
16
       Z(Z)
17
    );
18
19
     initial begin
20
       // Initialize Inputs
21
      M = 0; Q = 0;
22
       \#100 M = 4; Q = 3;
23
      \#100 \text{ M} = 7 ; \text{ Q} = 2;
24
       \#100 M = 6; Q = 5;
25
         #100 M = - 7; Q = 4;
26
       \#100 M = 5; Q = -8;
27
       \#100 \text{ M} = -6; \text{ Q} = -7;
28
       \#100 M = 7; Q = -8;
29
30
31
32
    \quad \text{end} \quad
33
34
35 endmodule
```

5 Simulation Results

