Implementation of 8-bit Booth's Restoring Division in Verilog

Chunduri Sai Abhishek 1

 $^1 Indian\ Institute\ of\ Space\ Science\ and\ Technology,\ Trivandrum\\ ^1 chunduri.sc18b114@ug.iist.ac.in$

1 Algorithm and Flowcharts




Figure 1: Algorithm gor unsigned division

```
\mathbf{A}
              M = 0011
0000
       0111 Initial values
              Shift
0000
1101
               A = A - M
              A = A + M
0000
              Shift
0001
               A = A - M
1110
              A = A + M
0001
       1100
0011
              Shift
0000
               A = A - M
0000
       1001
0001
       0010
              Shift
1110
               A = A - M
0001
       0010 \quad A = A + M
```




Figure 2: Circuit Implementation

$$(+7) / (+3)$$
: Q = 2; R = 1
 $(-7) / (+3)$: Q = -2; R = -1
 $(+7) / (-3)$: Q = -2; R = 1
 $(-7) / (-3)$: Q = 2; R = -1

Figure 3: Conditions used for evaluating signed division




Figure 4: Final Algorithm Implemented

2 Verilog Codes

2.0.1 Restoring Division Algorithm

```
'timescale 1ns / 1ps
module restoring_divider(Q,M,Quo,Rem);
  /* 8-bit Divider, both Q and M can be max 8-bits each */
s input [7:0] Q; //Dividend//
9 input [7:0] M; //Divisor//
11 output [7:0] Quo;
12 output [7:0] Rem;
13
    Internal Variables //
15
      [7:0] Quo = 0;
16 reg
       7:0
            Rem = 0;
      [7:0] Q_temp=0;
      [7:0] M_{temp} = 0; // Loop Variables //
      [7:0] Acc = 0; // Accumilator 'A' //
20
21
                    // Keeps track of how many times loop must run
22
    integer i;
23
    always@(*)
24
      begin
25
```

```
26
        //Initialize the Registers //
27
28
        Q_{temp}=Q;
29
        M_{temp}=M;
        Acc=0; //Initialize Accumilator with zero //
31
32
33
  positive numbers if they are negative *********
35
        if (Q_temp[7]==1) begin //i.e Q is negative //
36
        Q_{temp} = 0 - Q_{temp}; // Now Q is positive //
37
38
        if(M_{temp}[7] == 1) begin
40
        M_{\text{temp}} = 0 - M_{\text{temp}};
41
        end
42
43
        if ((M_{temp}[7]==1) & (Q_{temp}[7]==1)) begin
44
        Q_{\text{temp}} = 0 - Q_{\text{temp}};
45
        M_{\text{temp}} = 0 - M_{\text{temp}};
46
        end
47
48
            ****** Algorithm Block
             for (i=0; i<8; i=i+1) begin
50
             Acc = \{Acc[6:0], Q_{temp}[7]\}; //Left shift of A//
52
             Q_{temp}[7:1] = Q_{temp}[6:0]; //Left Shift of Q //
53
             Acc = Acc - M_{temp}; // A = A-M //
54
56
                 if (Acc[7] = 1) begin // Checking A < 0 or not i.
     e MSB = 1 //
58
                     Q_{\text{temp}}[0] = 0; // Making Q0 = 0 if step was
      unsuccessful //
60
                     Acc = Acc + M_{temp} ; // A=A+M //
61
62
                     end
63
                 else
64
                     begin
65
                     Q_{\text{temp}}[0] = 1; // Making Q0 = 1 is step was
66
      successful //
                 end
67
68
    ******* Adjust signs of Quotient and Reminder
69
      According to Q and M *************//
71 /* LOGIC USED
          Q>0 AND M>0 \longrightarrow THEN QUOTIENT >0 AND REMINDER >0
72
          Q<0 AND M>0 ——> THEN QUOTIENT <0 AND REMINDER <0
73
```

```
Q>0 AND M<0 \longrightarrow THEN QUOTIENT <0 AND REMINDER >0
74
            Q<0 AND M<0 ——> THEN QUOTIENT >0 AND REMINDER <0
75
      */
77
78
     if((Q[7]==1) & (M[7] ==0))
79
     begin
80
     assign Quo = 0-Q_{temp};
81
     assign Rem = 0-Acc;
82
     end
83
84
     else if ((Q[7]==0) \&\& (M[7] ==1))
85
     begin
86
     assign Quo = 0-Q_temp;
87
     assign Rem = Acc;
     end
89
90
     else if ((Q[7]==1) \&\& (M[7] ==1))
91
     begin
     assign Quo = Q_temp;
93
     assign Rem = 0-Acc;
94
     end
95
97
     else
     begin
99
     assign Quo = Q_temp;
100
     assign Rem = Acc;
     end
102
104 end
105 endmodule
```

2.0.2 Testbench

```
'timescale 1ns / 1ps
  module testbench;
    // Inputs
    reg [7:0] Q;
    reg [7:0] M;
9
    // Outputs
10
    wire [7:0] Quo;
11
    wire [7:0] Rem;
12
13
    // Instantiate the Unit Under Test (UUT)
14
    restoring_divider uut (
15
       Q(Q),
16
       M(M),
17
       . Quo(Quo),
18
       .Rem(Rem)
19
```

```
);
20
21
     initial begin
      // Initialize Inputs
23
       Q = 9;
       M = 4;
25
       #100;
       Q = -9;
       M = 4;
29
       #100;
30
31
       Q = 9;
32
       M = -4;
33
       #100;
34
       Q = -9;
36
       M = -4;
37
       #100;
38
40
41
42
44
45
     \quad \text{end} \quad
46
48 endmodule
```

3 Simulation Results

