

# Implementation of 4-bit Booth's Algorithm Multiplier in Verilog

CHUNDURI SAI ABHISHEK<sup>1</sup>

<sup>1</sup>*Indian Institute of Space Science and Technology, Trivandrum*

<sup>1</sup>*chunduri.sc18b114@ug.iist.ac.in*

## ABSTRACT

Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. Booth's algorithm examines adjacent pairs of bits of the N-bit multiplier Y in signed two's complement representation, including an implicit bit below the least significant bit,  $y_{-1} = 0$ . For each bit  $y_i$  for i running from 0 to N-1, the bits  $y_i$  and  $y_{i-1}$  are considered. Where these two bits are equal, the product accumulator P is left unchanged. Where  $y_i = 0$  and  $y_{i-1} = 1$ , the multiplicand times  $2^i$  is added to P; and where  $y_i = 1$  and  $y_{i-1} = 0$ , the multiplicand times  $2^i$  is subtracted from P. The final value of P is the signed product.

## 1 Algorithm

### SIGNED MULTIPLICATION: BOOTH'S ALGORITHM

- 1) Booth's Algorithm is used to **multiply two SIGNED numbers**.
- 2) When we multiply two "**N-bit**" numbers, the answer is "**2 x N**" bits.
- 3) Three registers A, Q and M, are used for this process.
- 4) **Q** contains the **Multiplier** and **M** contains the **Multiplicand**.
- 5) **A (Accumulator)** is initialized with 0.
- 6) At the end of the operation, the **Result** will be stored in (**A & Q**) combined.
- 7) The process involves **addition, subtraction** and **shifting**.

#### Algorithm:

The **number of steps** required is equal to the **number of bits in the multiplier**.

At the beginning, consider an **imaginary "0" beyond LSB of Multiplier**

1) At each step, **examine two adjacent Multiplier bits** from **Right to Left**.

2) If the transition is from "**0 to 1**" then **Subtract M** from **A** and **Right-Shift** (**A & Q**) combined.

3) If the transition is from "**1 to 0**" then **ADD M** to **A** and **Right-Shift**.


4) If the transition is from "**0 to 0**" then **simply Right-Shift**.

5) If the transition is from "**1 to 1**" then **simply Right-Shift**.


**Repeat** steps 1 to 5 for **all bits** of the multiplier.

The **final answer** will be in **A & Q** combined.


## 1.1 Flow Chart



## 2 Block Diagram



## 3 Module Implemented in Verilog



## 4 Verilog Codes

### 4.0.1 Booth's Multiplier Block

```
1 `timescale 1ns / 1ps
2
3 // This module will be checking the Qi-1 bit and Qi bit and
  take decision //
4
5 // If Qi-1 bit to Qi transistion is 0->1 , then A-M , followed
  by right shift //
6 // If Qi-1 bit to Qi transistion is 1->0 , then A+M, followed
  by right shift //
7 // If Qi-1 bit to Qi transistion is 0->0 or 1->1 , then do
  only the right shift //
8
9
10 module booths_multiplier_block(
11     input [3:0] A_in ,
12     input [3:0] M,
13     input [4:0] Q_in ,
14     output [3:0] A_out ,
15     output [4:0] Q_out
16 );
17
18 // A —> Accumilator , Q —> Multiplier , M —> Multiplicand
  .... //
19 // output is the registers A and Q taken together in respective
  order //
20
21 // Note that our Q_out register is of 5 bits and not 4 bits ,
  since it has the additional Qi-1 bit //
22 // the last two bits in Q register are our Qi-1 and Qi bits //
23
24
25
26
27 // Temporary Registers //
28
29 reg [3:0] A_temp;
30 reg [4:0] Q_temp;
31
32 wire [3:0] A_sum = A_in + M ;
33 wire [3:0] A_sub = A_in + ~M + 1 ; // subtracation is same as
  adding 2's complement = 1's complement + 1 //
34
35
36
37 always@( A_in ,M, Q_in ,A_sum ,A_sub) begin
38
39
40     case(Q_in[1:0]) // the last two bits in Q register are our
      Qi-1 and Qi bits //
41
42         2'b00,2'b11 : begin
```

```

43         A_temp = {A_in[3], A_in[3:1]};
44         Q_temp = {A_in[0], Q_in[4:1]};           // Right
45     Shift Algorithm //
46     end
47     2'b01 :    begin
48         A_temp = {A_sum[3], A_sum[3:1]};
49         Q_temp = {A_sum[0], Q_in[4:1]};           // A+M
50     and Right Shift Algorithm//
51     end
52
53     2'b10 :    begin
54         A_temp = {A_sub[3], A_sub[3:1]};
55         Q_temp = {A_sub[0], Q_in[4:1]};           // A-M
56     and Right Shift Algorithm//
57     end
58 endcase
59 end
60
61
62 assign A_out = A_temp;
63 assign Q_out = Q_temp;
64
65
66 endmodule

```

#### 4.0.2 Booth's Multiplier Top Level Module

```

1  `timescale 1ns / 1ps
2
3  // 4-bit Booth's Multiplier//
4  // 3 bits is the data and the MSB is the Sign bit //
5  // M and Q can lie in between [-8 to +7] //
6
7  module Booths_multiplier_top_module(
8      input [3:0] M,
9      input [4:0] Q,
10     output [7:0] Z
11 );
12
13
14 wire [3:0] A_out1;
15 wire [4:0] Q_out1;
16
17 wire [3:0] A_out2;
18 wire [4:0] Q_out2;
19
20 wire [3:0] A_out3;
21 wire [4:0] Q_out3;
22
23 wire [3:0] A_out4;
24 wire [4:0] Q_out4;
25

```

```

26 reg [7:0] Z_temp;
27
28
29
30 //Accumulator is initially with '0000' //
31 // Here we make Q as 4 bit register , but in top module it's 5
    bits .... so we seperately instantiate the Q_i-1 bit as '0'
    //
32
33
34 booths_multiplier_block booth1 (
35
36     .A_in(4'b0000) ,
37     .M(M) ,
38     .Q_in({Q,1'b0}) ,
39     .A_out(A_out1) ,
40     .Q_out(Q_out1)
41 );
42
43
44 booths_multiplier_block booth2 (
45
46     .A_in(A_out1) ,
47     .M(M) ,
48     .Q_in(Q_out1) ,
49     .A_out(A_out2) ,
50     .Q_out(Q_out2)
51 );
52
53
54 booths_multiplier_block booth3 (
55
56     .A_in(A_out2) ,
57     .M(M) ,
58     .Q_in(Q_out2) ,
59     .A_out(A_out3) ,
60     .Q_out(Q_out3)
61 );
62
63 booths_multiplier_block booth4 (
64
65     .A_in(A_out3) ,
66     .M(M) ,
67     .Q_in(Q_out3) ,
68     .A_out(A_out4) ,
69     .Q_out(Q_out4)
70 );
71
72
73 assign Z = {A_out4,Q_out4[4:1]} ;
74
75
76 endmodule

```

### 4.0.3 Testbench

```

1 `timescale 1ns / 1ps
2
3
4 module testbench;
5
6     // Inputs
7     reg [3:0] M;
8     reg [3:0] Q;
9
10    // Outputs
11    wire [7:0] Z;
12
13    // Instantiate the Unit Under Test (UUT)
14    Booths_multiplier_top_module uut (
15        .M(M) ,
16        .Q(Q) ,
17        .Z(Z)
18    );
19
20    initial begin
21        // Initialize Inputs
22        M = 0; Q = 0;
23        #100 M = 4; Q = 3;
24        #100 M = 7 ; Q = 2;
25        #100 M = 6; Q = 5;
26        #100 M = - 7; Q = 4;
27        #100 M = 5; Q = -8;
28        #100 M = -6; Q = -7;
29        #100 M = 7; Q = -8;
30
31
32
33    end
34
35 endmodule

```

# 5 Simulation Results

