# Abhishek Kumar Jain

Senior Member of Technical Staff, Architecture Group AMD-Xilinx, San Jose, USA

San Jose, CA, 95124 **2** 925.495.9525 ⊠ jain.abhishekjain123@gmail.com http://abhishekkumarjain.github.io/

### Education

2012–2016 Ph.D., Computer Engineering, Nanyang Technological University (NTU), Singapore.

Architecture Centric Coarse-Grained FPGA Overlays. Advisors: Douglas L. Maskell and Suhaib A. Fahmy NTU Research Scholarship (2012–2016)

Courses: Advance Image Processing, Advance Computer Architecture, Real Time DSP Design, Advance Topic in Convex Optimization, Computer-Aided VLSI System Design, Principles of Embedded Systems

2008–2012 B.Tech., Electronics & Communication Engineering (ECE), Indian Institute of Information Technology (IIIT), Allahabad, India.

University Silver Medalist: 2<sup>nd</sup> Rank in the ECE Department (CGPA: 9.44/10)

Dissertation work carried out at STMicroelectronics, India

Relevant Courses: Data and File Structures, Image Processing, Computer Architecture, Digital Signal Processing, Embedded Systems, Digital VLSI Design, Microprocessor Programming, Digital Electronics

# Research and Work Experience

2022—Present AMD-Xilinx, Senior Member of Technical Staff (Architecture Group).

- o Accelerators for Sparse Linear Algebra workloads.
- Analysis and mapping of Networking workloads on FPGAs.
- Evaluation of FPGA fabric and Al Engine CGRA for MLPerf Tiny Autoencoder.

### 2018–2022 Xilinx, USA, Staff Engineer (Architecture Group).

- Design, modelling and evaluation of Domain-specific Architectures.
- o Analysis of workloads in the domain of HPC and Graph Analytics.
- System-level performance benchmarking and architecture evaluation.
- Mapping Sparse MLP Networks on HBM-based FPGAs (Graph Challenge 2021 Innovation Award).
- Open source contribution: https://github.com/Xilinx/hydra

### 2017–2018 Lawrence Livermore National Laboratory, Postdoctoral Research Staff Member.

- Emulation of memory hierarchy and near-memory accelerators.
- Leveraging Zyng Ultrascale+ device for developing LiME-ZU+ (advanced version of LiME).
- Evaluation of near-memory associative indexing using LiME-ZU+ (LLNL LDRD Project).
- Linux support for LiME-ZU+ to allow execution of multithreaded applications running on multi-cores.
- Non-intrusive capture of application memory traces for Exascale Computing Project (ECP).
- Open source contribution: https://github.com/LLNL/lime

### Fall 2016 School of Computer Science & Engineering, NTU, Singapore, Postdoctoral Research Fellow.

- Software-Hardware Communication on Xilinx Zyng: Developed AXI compatible Scratch-pad Memory Architecture around the FPGA overlay (including Linux Drivers) and integrated within Xilinx Zynq.
- Just in time OpenCL compilation framework for FPGA overlays: Developed mechanism for compiling OpenCL kernels at runtime for FPGA overlays on Xilinx Zyng.

### 2012–2016 Hardware & Embedded Systems Lab, NTU, Singapore, Research Scholar.

- FPGA Overlay Architectures: Research and development of FPGA overlays. Designed and implemented a family of overlay architectures that maximizes application throughput through the use of an array of DSP block based fully pipelined functional units and island-style routing network.
- o Tool-chain development for compiling C description onto Overlay architectures: Software tool development, specifically for application mapping onto coarse-grained overlay architectures, including DFG extraction from high level description, technology mapping, placement and routing.

### Spring 2012 **STMicroelectronics, Greater Noida, India**, *Graduate Intern*.

- Project Title: Firmware library development for ARM Processor based STM32 Microcontroller.
- Developer for STM32 Microcontroller based Image Processing system (Optical Barcode Reader).

### Summer 2011 University of Alberta, Edmonton, Canada, Summer Intern, MITACS Globalink Research Award.

Design and Simulation of MEMS based variable Capacitor using COMSOL simulation tool.

## Skills

- System Emulation Design, modelling, simulation/emulation and evaluation of heterogeneous computing systems.
  - Architecture Comprehensive understanding of reconfigurable device architectures (Xilinx FPGAs and SoCs).
    - Design Tools Experience with FPGA and SoC design tools (Xilinx ISE, XPS & SDK, Vivado, Vivado HLS).
    - Programming Fluent in C, C++/STL, SystemC, RTL Design and Verfication using Verilog HDL.
      - Scripting Proficient in Python and Shell scripting for Design Automation.
      - Compiler Familiar with OpenCL programming model, LLVM frontend (clang) and optimization passes.

### Conference Talks

- September 2021 **IEEE High Performance Extreme Computing Conference (HPEC)**, Sparse Deep Neural Network Acceleration on HBM-Enabled FPGA Platform, Virtual Conference.
- November 2020 **Computer Aided Design (ICCAD)**, *Role of on-chip networks in building domain-specific architectures (DSAs)*, Workshop on System-Level Interconnect Problems, Virtual Conference.
  - August 2020 **Field-Programmable Logic and Applications (FPL)**, A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs, Virtual Conference.
- November 2017 **Supercomputing Conference (SC)**, LiME: An Open Source Memory System Emulation Platform, Workshop on Open Source Supercomputing (OpenSuCo), Denver, CO, USA.
- November 2017 **Supercomputing Conference (SC)**, The Role of FPGA Overlay Architectures in Exascale Computing, Birds-of-a-Feather session on Reconfigurable Computing in Exascale, Denver, CO, USA.
  - May 2016 Symposium on Field Programmable Custom Computing Machines (FCCM), DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect, Washington DC, USA.
  - May 2015 **Symposium on Field Programmable Custom Computing Machines (FCCM)**, Efficient Overlay Architecture Based on DSP Blocks, Vancouver, Canada.

### Invited Talks

- September 2021 **IEEE CASS Seasonal School**, Domain-specific Accelerator Architectures for efficient execution of sparse workloads on FPGA platforms.
  - May 2018 Xilinx, Architecture Centric Coarse-Grained FPGA Overlays.
  - August 2016 LLNL, Architecture Centric Coarse-Grained FPGA Overlays for High Performance Computing.
    - May 2016 Algo-Logic Systems, Virtualizing FPGAs in Heterogeneous Computing Platforms.
    - May 2016 Xilinx, DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect.

### **Patents**

- February 2021 **US Patent 11,720,255**, Random reads using multi-port memory and on-chip memory blocks. Granted on August 2023.
- February 2022 US Patent App. 17/679,887, Sparse matrix dense vector multiplication circuitry.

### **Publications**

### Peer Reviewed Conference & Journal Papers

- [1] Abhishek Kumar Jain, Chirag Ravishankar, Hossein Omidian, Sharan Kumar, Maithilee Kulkarni, Aashish Tripathi, and Dinesh Gaitonde. Modular and lean architecture with elasticity for sparse matrix vector multiplication on fpgas. In *FCCM*, 2023.
- [2] Abhishek Kumar Jain, Sharan Kumar, Aashish Tripathi, and Dinesh Gaitonde. Sparse deep neural network acceleration on hbm-enabled fpga platform. In *HPEC*, 2021.
- [3] Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. Coarse grained fpga overlay for rapid just-in-time accelerator compilation. *IEEE TPDS*, 33(6):1478–1490, 2021.
- [4] Stephen Neuendorffer, Alireza Khodamoradi Khodamoradi, Kristof Denolf, Abhishek Kumar Jain, and

- Samuel Bayliss. The evolution of domain-specific computing for deep learning. *IEEE Circuits and Systems Magazine*, 21(2):75–96, 2021.
- [5] Abhishek Kumar Jain, Hossein Omidian, Henri Fraisse, Mansimran Benipal, Lisa Liu, and Dinesh Gaitonde. A domain-specific architecture for accelerating sparse matrix vector multiplication on fpgas. In FPL, 2020.
- [6] Xiangwei Li, Kizheppatt Vipin, Douglas L Maskell, Suhaib A Fahmy, and Abhishek Kumar Jain. High throughput accelerator interface framework for a linear time-multiplexed fpga overlay. In ISCAS, 2020.
- [7] Abhishek Kumar Jain, Scott Lloyd, and Maya Gokhale. Microscope on memory: MPSoC-enabled computer memory system assessments. In FCCM, 2018.
- [8] Abhishek Kumar Jain, Scott Lloyd, and Maya Gokhale. Performance assessment of emerging memories through FPGA emulation. *IEEE Micro*, 39(1):8–16, 2018.
- [9] Xiangwei Li, Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. A time-multiplexed FPGA overlay with linear interconnect. In DATE, 2018.
- [10] Abhishek Kumar Jain, Xiangwei Li, Pranjul Singhai, Douglas L Maskell, and Suhaib A Fahmy. DeCO: a DSP block based FPGA accelerator overlay with low overhead interconnect. In FCCM, 2016.
- [11] Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. Are coarse-grained overlays ready for general purpose application acceleration on FPGAs? In *IEEE Conference on Pervasive Intelligence and Computing*, 2016.
- [12] Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. Throughput oriented FPGA overlays using DSP blocks. In *DATE*, 2016.
- [13] Abhishek Kumar Jain, Xiangwei Li, Suhaib A Fahmy, and Douglas L Maskell. Adapting the DySER architecture with DSP blocks as an overlay for the Xilinx Zynq. ACM SIGARCH Computer Architecture News (CAN), 43(4):28–33, September 2016.
- [14] Abhishek Kumar Jain, Suhaib A Fahmy, and Douglas L Maskell. Efficient overlay architecture based on DSP blocks. In FCCM, 2015.
- [15] Abhishek Kumar Jain, Khoa Dang Pham, Jin Cui, Suhaib A Fahmy, and Douglas L Maskell. Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform. *Journal of Signal Processing Systems (JSPS)*, 77(1-2):61–76, October 2014.
- [16] Khoa Dang Pham, Abhishek Kumar Jain, Jin Cui, Suhaib A Fahmy, and Douglas L Maskell. Microkernel hypervisor for a hybrid ARM-FPGA platform. In ASAP, 2013.

### Workshop Papers

- [17] Abhishek Kumar Jain. Role of on-chip networks in building domain-specific architectures (dsas) for sparse computations. In *Workshop on System-Level Interconnect: Problems and Pathfinding Workshop*, pages 1–1, 2020.
- [18] Aman Gupta, Sagheer Ahmed, Abhishek Kumar Jain, Ygal Arbel, Abbas Morshed, and David Schultz. Run-time reconfiguration of noc in xilinx acap architecture. In *Workshop on Network on Chip Architectures* (*NoCArc*), at *MICRO 2020*. Virtual Workshop, October 2020.
- [19] Abhishek Kumar Jain, Scott Lloyd, and Maya Gokhale. LiME: an open source memory system emulation platform. In *Workshop on Open Source Supercomputing (OpenSuCo), at SC 2017*. Denver, CO, USA, November 2017.
- [20] Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. Resource-aware just-in-time OpenCL compiler for coarse-grained FPGA overlays. In Workshop on Overlay Architectures for FPGAs (OLAF), at FPGA 2017. Monterey, CA, USA, February 2017.
- [21] Abhishek Kumar Jain, Douglas L Maskell, and Suhaib A Fahmy. Coarse-grained FPGA overlays for on-demand acceleration of data center workloads. In Workshop on Heterogeneous High-performance Reconfigurable Computing (H<sup>2</sup>RC'16), at SC 2016. Salt Lake City, USA, November 2016.
- [22] Xiangwei Li, Abhishek Jain, Douglas Maskell, and Suhaib A Fahmy. An area-efficient FPGA overlay using DSP block based time-multiplexed functional units. In *Workshop on Overlay Architectures for FPGAs* (OLAF), at FPGA 2017. Monterey, CA, USA, February 2016.

### Ph.D. Dissertation

[23] Abhishek Kumar Jain. Architecture Centric Coarse-Grained FPGA Overlays. PhD thesis, Nanyang Technological University, Singapore, August 2016.