
- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

4 bit Comparator Behavioral

agb <= '1';




- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
alb <= '0';
    aeb <= '0';
    elsif a <b then
        agb <= '0';
        alb <= '1';
        aeb <= '0';
    else
        aeb <= '1';
        alb <= '0';
        agb <= '0';
    end if;
    end process;
end comp_arch;
```

4 bit Comparator DataFlow


use ieee.std_logic_unsigned.all;



- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
entity CompData is
  port(
    a,b : in std_logic_vector(3 downto 0);
    agb : out std_logic;
    alb: out std logic;
    aeb: out std_logic
    );
  end CompData;
  architecture data_arch of CompData is
    begin
      agb <= '1' when (a>b)
      else '0';
      alb <= '1' when (a<b)
      else '0';
      aeb <= '1' when (a=b)
      else '0';
    end data_arch;
```

2-BIT Comparator Behavorial




- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned.all;
  entity TBBComp is
    port(
      a,b : in std_logic_vector(1 downto 0);
      agb : out std_logic;
      alb : out std_logic;
      aeb : out std_logic
      );
    end TBBComp;
    architecture comp_arch2 of TBBComp is
       begin
         process (a,b)
           begin
             if a>b then
                agb <= '1';
                alb <= '0';
                aeb <= '0';
             elsif a<b then
                agb <= '0';
                alb <= '1';
                aeb <= '0';
             else
               aeb <= '1';
               alb <= '0';
               agb <= '0';
             end if;
           end process;
         end comp_arch2;
```

2 bit comparator using DataFlow

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX



- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

end data_arch4;

Priority Encoder 4:2



```
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std logic unsigned.all;
entity FXTPEnc is
  port(
    a: in std_logic_vector(3 downto 0);
    b : out std_logic_vector(1 downto 0)
    );
  end FXTPEnc;
  architecture data_arch5 of FXTPEnc is
    begin
      process (a)
         begin
          if (a="0001") then
            b <= "00";
```

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
elsif (a = "0010") then
b<= "01";

elsif (a>"0010" and a<"0100") then
b <= "01";

elsif (a = "0100") then
b<= "10";

elsif (a>"0100" and a<"1000") then
b <= "10";

elsif (a="1000" or a>"1000") then
b <= "11";

end if;
end process;
end data_arch5;
```

Priority Encoder 8:3

Incomplete code:


```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned.all;
  entity EXTPEnc is
    port(
      a: in std logic vector(7 downto 0);
      b : out std_logic_vector(2 downto 0)
      );
    end EXTPEnc;
    architecture data_arch6 of EXTPEnc is
      begin
        process (a)
           begin
            if (a="0000001") then
              b <= "000";
              elsif (a = "00000010") then
```

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
b<= "001";
elsif (a>"00000010" and a<"00000100") then
  b <= "001";
  ---С
elsif (a = "00000100") then
b<= "001";
elsif (a>"00000100" and a<"00001000") then
  b <= "010";
---C
elsif (a = "00000010") then
b<= "010";
elsif (a>"00000010" and a<"00000100") then
  b <= "010";
elsif (a = "00000010") then
b<= "011";
elsif (a>"00000010" and a<"00000100") then
   b <= "011";
elsif (a = "00000010") then
b<= "100";
elsif (a>"0000010" and a<"00000100") then
  b <= "100";
elsif (a = "00000010") then
b<= "101";
elsif (a>"0000010" and a<"00000100") then
  b <= "101";
elsif (a = "00000010") then
b<= "110";
```

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

MUX 4:1



```
library ieee;
use ieee.std_logic_1164.all;
```

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
--use ieee.std_logic_arith.all;
  --use ieee.std_logic_unsigned.all;
  entity MUX_4to2 is
    port(
      A,B,C,D,S0,S1: in std_logic;
      Z: out std_logic
      );
    end MUX_4to2;
  architecture bhv_MUX of MUX_4to2 is
    begin
      process(A,B,C,D,S0,S1)
        begin
           if(S0 = '0' and S1 = '0') then
             Z<=A;
           elsif(S0='0' and S1='1') then
             Z<=B;
           elsif(S0='1' and S1='0') then
             Z<=C;
           elsif(S0='1' and S1='1') then
             Z<=D;
        end if;
      end process;
    end bhv_MUX;
MUX 8:3
library ieee;
  use ieee.std_logic_1164.all;
  --use ieee.std_logic_arith.all;
  --use ieee.std_logic_unsigned.all;
  entity MUX_4to2 is
    port(
      A,B,C,D,E,F,G,H,S0,S1,S2: in std_logic;
      Z : out std_logic
      );
    end MUX_4to2;
```

- Please edit the code for priority encoder 8:3 before you write, upload the same, and send a pull request
- Also, please add the output for 8:1 MUX

```
architecture bhv_MUX of MUX_4to2 is
  begin
    process(A,B,C,D,S0,S1)
       begin
         if(S0 = '0' \text{ and } S1 = '0' \text{ and } S2='0') \text{ then }
           Z<=A;
         elsif(S0='0' and S1='0' and S2='1') then
           Z<=B;
         elsif(S0='0' and S1='1' and S2='0') then
         elsif(S0='0' and S1='1' and S2='1') then
         elsif(S0 = '1' and S1 = '0' and S2='0') then
           Z<=E;
         elsif(S0='1' and S1='0' and S2='1') then
         elsif(S0='1' and S1='1' and S2='0') then
           Z<=G;
         elsif(S0='1' and S1='1' and S2='1') then
           Z<=H;
       end if;
    end process;
  end bhv_MUX;
```

Please Run this code and find the output.