

Page no - 79

Enforment - 15

Jule:-

Realization of a circuit for parity generator and parity checker.

To design a circuit for odd and even farity generator and also odd and even farity Objective:

Apparetus Table:

81.120.	Component Name	Specification	quantity
1	XOR gate	IC 4070	1
2	NoTgale	104069	1
3	Tranier Kit	-	1
4	Connecting	-	1 bunch

Name - Sujoy Paul

Class - 2ndyr/2E



Page no - 80

Theory :-

Parity Bit :-

The farity generating technique is one of the most widely used error detection techniques for the date transmission. In digital system, shen timory date is transmitted and processed, when timory date is transmitted and processed, data may be subjected to noise so that such data may be subjected to noise so that such moise can after 0s (of data bits) to 1s and 1s to 0s

Parity generator and checker:

A farity generator is combinational logic that generales the parity did in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called parity checker. A combined in the receiver is called parity checker. A combined circuit or devices of parity generators and parity checkers are commonly used in digital systems to detect the single but errors in the transmitted date word.


The sum of the data Lits and parity Lits can be even or odd. In even parity, the added parity Lit will make the total number of sodd amount.

Name – Sujoy Paul

Class - 2nd yr/2E

Page no - 81

The basic principle involved in the implementation of parity circuit is that sum of odd number of 1s is always 1 and sum of ever number of 1s is always 2000. Such error detecting and correcting can be implemented by using yor gates.



Three Sile

Parity Generator:

It is combinational circuit that accepts an m-1 hit stream data and generales the additional hit that is to be transmitted with the additional bit is termed hit stream. This additional or extra bit is termed as a farity hit.

In even parity but scheme; the farity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream.

Name – Sujoy Paul

Class - 2ndyr/2E

In odd parity hit scheme, the parity hits is '1' if there are even number of is in the data stream and the parity hit is '0' if there are add number of i's in the data stream.

Parity Checker:

It is a logic circuit that checks for possible errors in the transmission. This circuit can be an even parity checker or odd parity checker defending on the type of parity generated at the transmission end when this circuit is used an even parity checker the number of input bits must always be even.

even aither goes low and 'sum odd' outfut goes high. If this logic circuit is used as an odd parity checker, the number of input hits should be odd, but if an error occurs the sum odd' outfut goes low and 'sum leven' outfut goes high.

Even Parity Generalor:

Theory :-

Let us assume that a 3- bit message is to the transmitted with an even parity bit. Let the three inputs A. B. C are applied to the circuits and output but is the parity but P. The total number of 1 s must be even, to generale the even parity

The built table of even parity generator in List P. which I is placed as parity bit in order to make all Is as even when the number of Is in the truth fable is odd.

Truth Jable: -


3-1	ichme	mage	Even farity hit generator (P)
A	В	c	ρ
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
Ÿ	1	0	0
١	ı	1	l l

Name - Sujoy Paul

Class - 2ndyr/2E


Page no - 24





= A + B + C

Circuit Diagram :-



Name – Sujoy Paul

Class - 2ndyr/2E

Observation Table:

3-Lit	messag	je	Even favity bit generator (P)
А	В	C	Р
0	0	0	0
0	0	1	1
1	I	0	0
1	1	t	1

Odd Parity Generator:

Heavy:—

Jeory:—

Jet us consider that the 3-bit data is to

be transmitted with an odd parity bit. The three
inputs are A. B and C and P is the output parity

bit. The total number of bits must be add in order

to generale the odd parity bit.

In the built table, I is placed in the farity built in order to make the total number of bits of odd when the total number of Is in the built table is even.


Name - Sujoy Paul

Class - 2ndyr/2E

Page no - 86

Truth Jable:

3-,4	id mes	sage	odd farily hit generator (P)
A	В	C	ρ
0	0	0	l l
0	0	!	0
0	1	0	0
0	1	1	ı
1	0	0	0
1	0	1	1
1	ı	0	L.
١	1	1	0




Name – Sujoy Paul

Class - 2ndyr/2E

Page no - 87

Circuit Diagram:



Observation Table:

3-14	tmesse	rge	odd farity dit generator (P)
A	В	C	P
0	0	0	1
0	t	0	0
0	0	1	0
1	0	0	0
Ī	1	1	0

Even Parity Checker:

Consider that three input mersage along with even parity wit is generaled at the transmitting end. These four with are applied as input to the parity checker circuit which checks the possibility of error on the data. Since the data is transmitted with even parity, four bits received at circuit must have an even number of 15.

If any error occurs, the received message consists of odd number of 1s. The output of the harity checker is denoted by PEC (parity error check).

The below truth table for the even parity checker in which PEC=1 if the error occurs, i.e., the four bits received have odd number of 1s and PEC=0 if no error occurs, i.e., if the 4-bit message has even number of 1s.

Page no - 89


Truth Jable: -

4 bit received message				Parity error checker
A	ß	C	ρ	Cp
0	0	0	0	0
0	0	0	N.	1
0	D	1	0	1
0	0)	1	0
0	1	0	0	
0	1	0	1	0
0	1	1	0	0
0	1	Ĩ	1	
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	
1	1	T	0	
1	1	1	1	0

Name – Sujoy Paul

Class - 2ndyr/2E





PEC :
$$\vec{A}\vec{B}(\vec{c}p+c\vec{p}) + \vec{A}\vec{B}(\vec{c}\vec{p}+c\vec{p}) + \vec{A}\vec{B}(\vec{c}\vec{p}+c\vec{p}) + \vec{A}\vec{B}(\vec{c}\vec{p}+c\vec{p})$$


= $\vec{A}\vec{B}(\vec{c}\Theta\vec{p}) + \vec{A}\vec{B}(\vec{c}\Theta\vec{p}) + \vec{A}\vec{B}(\vec{c}\Theta\vec{p}) + \vec{A}\vec{B}(\vec{c}\Theta\vec{p})$

= $(\vec{A}\vec{B}+\vec{A}\vec{B})(\vec{c}\Theta\vec{p}) + (\vec{A}\vec{B}+\vec{A}\vec{B})(\vec{c}\Theta\vec{p})$

= $(\vec{A}\vec{B}+\vec{A}\vec{B})(\vec{c}\Theta\vec{p}) + (\vec{A}\vec{B}+\vec{A}\vec{B})(\vec{c}\Theta\vec{p})$

= $(\vec{A}\vec{B}+\vec{A}\vec{B})(\vec{c}\Theta\vec{p})$

Logic Siagram:



Name – Sujoy Paul

Class - 2ndyr/2E

Page no -91

Co = (A⊕B) (C⊕P) Observation Jable:

4dit n	eceived	messa	Parity error checker	
А	в	c	P	$\mathcal{C}_{\! ho}$
0	0	0	0	0
0	0	0	1	
0	0	1	1	0
0	1	1	1	1
1	0	0	0	1
Ī	1	0	0	0
1	1	1	0	1
1	1	1	1	0

Name – Sujoy Paul

Class - 2ndyr/2E

Odd Parity Checker :-

conside that a three thit message along with odd parity bit is transmitted at the transmitting end. Odd parity clocker circuit receives these whits and checks whether any error are fresord in the data.

If the total number of 1s in the data is odd, then it indicates no error, where as if total number of 1s is even then it indicates the error number of 1s is even then it indicates the error since the data is transmitted with odd parity of transmitting end.

In the touth table for odd farity checker where PEC: I if the 4 bit message received consists of even number of 1s (hence the error occurred) and PEC: O if the message contains odd number of 1s (that means no error)

Name – Sujoy Paul

Class - 2ndyr/2E


Page no - 93

Truth Jable: -

4 hid 1	eceive	d meas	Parity error checker (Cp)	
А	B	c	ρ	Cp
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	ı
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0		1	1	0
1	0	0	0	0
١	0	0	1_	1
1	0	!	0	1
1	0	1	t	0
1	1	0	0	1
1	1	0	1	0
١	1	1	0	0
1	1	1	1	I

Name - Sujoy Paul

Class - 2ndyr/2E



Name - Sujoy Paul

Class - 2nd yr/2E

Observation Table:

bit received message			rage	Parity error checker (Cp)
р	ß	С	Ρ	C_{p}
0	0	0	0	1
0	1	1	0	
0	1	1	1	0
1	0	0	0	O
١	1	1	1	1

Conclusion:

Parity bit is the most common evers detecting code. It is used to detect single bit ever in the transmited binary information. 3. Lif (odd/even) Parity generator and 4. Lif (odd/even) Parity checker circuit has been designed using xorgate and NOT gate and its thuth table verified.