




Block Diagram of Sequential Circuit



Flip/Flop \rightarrow lowest memory element
 \rightarrow Can store 1-bit data.

NOR		
A	B	C
0	0	1
0	1	0
1	0	0
1	1	0



Say, $Q=1$ & $\bar{Q}=0$

1) $R=0, S=0 \Rightarrow NC \Rightarrow Q=1, \bar{Q}=0$.

2) $R=0, S=1 \Rightarrow Set(Q_{t+1}=1) \Rightarrow Q=1, \bar{Q}=0$.

(When storing = 1, Set Condition)


(Flip-Flop output = 0, Reset Condition)

3) $R=1, S=0 \Rightarrow Q=0, \bar{Q}=1 \Rightarrow (Q_{t+1}=0) \Rightarrow Reset$.

4) $R=1, S=1 \Rightarrow Q=0, \bar{Q}=0 \Rightarrow Indeterminate Condition$.

Latch \rightarrow Closing it, or, remaining the value it is
 \rightarrow Externally changing the value it is
 change so no change.

- \rightarrow Flip-Flop must have opposite results Q and \bar{Q} should be different.
- \rightarrow Counter counts no. of clock pulse arriving at the input of the circuit.




($CP=1$, for SR).

Points to learn:— (for Flip-Flop)

- Circuit diagram, with operation
- Truth table & characteristic equation.
- Excitation Table.

JK-Flip Flop



For, $Q_t = 1$ and $CP = 1$.

J	K	Q_{t+1}	
0	0	1	NC.
0	1	0	→ Reset.
1	0	1	→ Set.
1	1	0	→ Toggle (change in state).

For, $Q_t = 0$ and $CP = 1$.

4th case, $Q_{t+1} = 1$.

J	K	Q_{t+1}	
0	0	Q_t	
0	1	0	→ Reset
1	0	1	→ Set
1	1	\bar{Q}_t	→ Toggle

Q_t	J	K	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0


$Q_t \backslash JK$	00	01	10	11
0	0	1	1	1
1	1	1	1	0

$$Q_{t+1} = \bar{Q}_t J + Q_t \bar{K} \text{ (Characteristic Equation)}$$

Excitation table :-


Q_t	Q_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

T-flip flop (Toggle)



$$\left. \begin{array}{l} J = K = 0 \\ J = K = 1 \end{array} \right\}$$

D-FF (Delay) (Works as a Buffer)




$D=1, CLK=1$
i.e., $S=1, R=0 \rightarrow \text{Set}$.

$D=0, CLK=1$
i.e., $S=0, R=1 \rightarrow \text{Reset}$.

for, $D=1$, or $D=0$, with $CLK=0$.

\rightarrow then No Change condition will come.

⑧ \rightarrow Convert JK to D-f/f.



D	Q_t	Q_{t+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

$J = D$
 $K = \bar{D}$

Q_t

D	0	1
0	0	X
1	X	1

for J.

Q_t

D	0	1
0		
1		

For K

$J = D$
 $K = \bar{D}$

* no. of bit = no. of flip flops

Page :

Date :

- ① Synchronous
- ② Asynchronous

- 1 → Design 2-bit up-counter.
- 2 → Design 3-bit down-counter.
- 3 Design 2-bit up-down synchronous with external $M=1$ and $M=0$.
- 4 (i) Design a counter which counts the following sequence

0, 2, 5, 6, 7, 0.

(ii) → With an extra phase → avoid data lag out.

5 → Design MOD-7 synchronous counter.

6 → Design 4-bit Johnson

7 → Design 4-bit Ring

→ 3-bit up-counter.


P S			N S			T A T B T C		
A	B	C	A	B	C			
0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

With ABC in the K-Map \rightarrow

$$T_A = BC.$$

$$T_B = C$$

$$T_C = 1$$



4 \Rightarrow (i) 0, 2, 5, 6, 7, 0.

0 \rightarrow 2 \rightarrow 5 \rightarrow 6 \rightarrow 7

A	B	C	A, B, C	T_A	T_B	T_C
0	0	0	0 0 0	0	1	0-0
0	1	0	1 0 1	1	1	1-2
1	0	1	1 1 0	0	1	1-5
1	1	0	1 1 1	0	0	1-6
1	1	1	0 0 0	1	1	1-7

$$T_A = BC + A'B.$$

$$T_B =$$

$$T_C =$$

BC	00	01	11	10
0	0	X ¹	X ³	1 ²
1	X ⁴	5	1 ⁷	6

(ii) 0 \rightarrow 2 \rightarrow 5 \rightarrow 6 \rightarrow 7

Unused sequence forcefully brought to sequence.

⑤ MOD-7.

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6$



since, $n \equiv 0, 1, 2, 3, 4, 5, 6 \pmod{7}$.

	A	B	C	A ₁	B ₁	C ₁	T _A	T _B	T _C
④ (i)	0	0	1	1	1	1	1	1	0
	0	1	1	1	1	1	1	0	0
	1	0	0	1	1	1	0	1	1

⑤	M	A	B	A ₁	B ₁
	1	0	0	0	1
	1	0	1	1	0
	1	1	0	1	1
	1	1	1	0	0
	0	0	0	1	1
	0	0	1	0	0
	0	1	0	0	1
	0	1	1	0	0

up-counter

down counter

T _A	T _B
0	1
1	1
0	1
1	1
0	1
1	1
0	1
1	1