

①
SOLUTION SET
(S83 UT1 2017)

Q: 11

Step 1: Start.

Step 2: Introduce a unified cache in the between CPU & Memory, which can store both data/address/opcode & Program Control Unit.

Step 3: Connect this memory with Datapath of the CPU i.e. with DR using Address bus (\uparrow) & Data Bus (\updownarrow).


Step 4: Connect the Control Signals ^{of} ~~CPU with~~ Program Control Unit with Cache.

Step 5: Stop.

Conclusion: As the speed of cache is almost equivalent to CPU register hence, the kind of speed at which CPU register is receiving the data/address from cache & the kind of speed at which CPU register is sending the data/address to the cache \Rightarrow no speed mismatch.

2

Ans



3)
Answer: Follow P.No. 1.11 from Tk Group
2e. Figure 108.

Q: 13. A) Data insufficient Give full marks.

b) 2048×2048 bits

$$3 \text{ GHz} = 10^9 \times 3 \text{ Hz} \quad \text{1 Hz} = 1 \text{ cycle/sec}$$
$$= 3 \times 10^9 \text{ cycles per Second.}$$

\therefore 1 sec. no. of context switches / cycles occurred 25

So, 25 cycles in 1 sec.


$$3 \times 10^9 \text{ u } \frac{3 \times 10^9}{25}$$

$$d) \text{ Speed up} = \frac{\text{Exe-time before}}{\text{Exe-time after}}$$

$$8 = \frac{\text{Exe-time before } 120 \text{ ns}}{\text{Exe-time after}}$$

$$\text{Exe-time after} = \frac{120}{8} = 15 \text{ ns}$$

Q:14 (1) Given, $[R2] = 7000$ 4



So, in the 1st iteration:

$$\begin{aligned}
 EA &= \text{old}[R2] + d \text{ (step size)} \\
 &= [7000] + 7000 + 2 \\
 &= 7002 = \text{new}[R2]
 \end{aligned}$$

2nd:

$$\begin{aligned}
 EA &= \text{old}[R2] + d \\
 &= 7002 + 2 = 7004 = \text{new}[R2]
 \end{aligned}$$

3rd:

$$\begin{aligned}
 EA &= \text{old}[R2] + d \\
 &= 7004 + 2 = 7006 = \text{new}[R2]
 \end{aligned}$$

Q:14 (b) Given, $\text{instruct} \Rightarrow \text{JUMP } 2000$

(5)

OPCODE	ADDRESSING MODE	ADDRESS
0FH	PC-Relative	2000 (B)

JUMP 2000 takes 3 bytes:

Because to store 'JUMP address' opcode we need 1 B.
to store 2000 offset we need 2 B.

So, total no. of Bytes is 3 B.
Which is Step Size odd.


$$\begin{aligned} \text{Now, } PC &= [PC] + d \\ &= 7050 + 3 \quad \text{As } [PC] = 7050 \\ &= 7053 \end{aligned}$$

\therefore The address ^{from} at which next instⁿ starts

$$\begin{aligned} \text{Jump is} &= 7053 + 2000 \\ &= 9053 = \text{EA} \end{aligned}$$

Q: 14 (c) Instⁿ Format: LDA 2500

OPCODE	INDEX REGISTER ADDRESSING MODE	ADDRESS
32	INDEX REGISTER	2500 X



$(K + P) \equiv$ the address of $A[3]$

@Orunayan @ (IC, VP).