



Computer Organisation

Analog signal.


- Consists of ^{not} discrete values, but of continuous values.

Digital signal Sampling of a Analog signal is the digitisation of an analog signal into multiple discrete intervals, say at time t (where $t = t_2 - t_1 = t_3 - t_2 \dots$)

- consists of discrete mathematical functional output

* THE COMPONENTS OF MODERN DIGITAL COMPUTER

a. Human Resources




b. Software

Defⁿ Instructions : a collection of ^{valid} operators and operands

Defⁿ Program : a set of instructions which is passed into or from the device

Defⁿ software : a set of programs which perform interrelated task

Types of software




1st September, 2017

□ Classification of instructions

Based on number of fields

assuming
that all the
instructions
are in
ASSEMBLY
LEVEL
language

- a. 3 - Address instruction (3 Fields)
- b. 2 - " " (2 Field)
- c. 1 - " " (1 field)
- d. 0 - " " (zero or one field)



a. 3 - Address instruction

Let $x = (A+B) - (C+D)$ be an arithmetic equation. Represent this in 3-Address instruction format where $x, A, B, C \& D$ are the memory addresses.

ADD R1, A, B

ADD R2, C, D

SUB X, R1, R2

b. 2 - Address instruction

$$x = (A+B) - (C+D)$$

LOAD R1, A

ADD R1, B

LOAD R2, C

ADD R2, D

SUB R1, R2

STORE X, R1

c. 1- Address Instruction

Accumulator: It is a special type of register. This uses 1-Address instruction. Before binary operations, one of the data is stored within the Accumulator. After the operation, the result is by default stored in the Accumulator.

$$= x = (A + B) - (C + D)$$

= LOAD C

= ADD D

= STORE T1

= LOAD A

= ADD B

= SUB T1

= STORE X

d. 0- Address Instruction

while performing a binary operation, the two topmost elements are popped, operated ; and the result is pushed back into the stack.

$$= x = (A + B) - (C + D)$$

= PUSH D

= PUSH C

= ADD

= PUSH A

= PUSH B

= ADD

= SUB

= POP X

■ ADDRESSING MODES & ITS CLASSIFICATION :

- Different ways to specify the operand (or operand location) within the instruction definition.

Example : ADI 05 → It is an I-Address instruction in ASSEMBLY LANGUAGE
↓ implies
[Acc] ← [Acc] + 05

CLASSIFICATION

- ① Memory Addressing Mode
(Direct & Indirect)
- ② Register Addressing Mode
(Direct & Indirect)
- ③ Implied / Implicit
- ④ Immediate
- ⑤ Stack Addressing Mode
- ⑥ Auto-increment
(Pre & Post)
- ⑦ Auto-decrement
(Pre & Post)
- ⑧ Relative Addressing Mode
- ⑨ Base Register Addressing Mode
- ⑩ Index " " "

① Memory Direct Addressing Mode (load/store instruction) use:

Say the defⁿ of instrⁿ be : 0A LOAD 7050 [Acc] $\leftarrow M[7050]$

called effective address of the data / original address of data


② Memory Indirect Addressing Mode The x indicates the indirectness in the instrⁿ.

Say the defⁿ of instrⁿ be : 0A LOADX 7060

Format is

0A | MEMORY INDIRECT 7060

Accumulator \rightarrow 0 0 0 0 | 0 1 0 1
 0 5



③ Register Direct Addressing Mode (load/store; Arithmetic/Logical) use:

: 0B ADD R1

0 0 0 0 | 0 1 0 1

④ Register Indirect Addressing Mode

: 1F LOADX R1

EA = [R1]
of operand

~~1st~~ 1th September, 2017

□ BASE REGISTER ADDRESSING MODE :

Definition :

- Instruction definition holds the offset/displacement value (β)
- Base register holds the EA (effective address) of the operand/data (α)
- New EA can be calculated as $EA = \alpha + \beta$


Application : Relocation of Memory

Example : 1

LOAD 4000 | 1F →

Here, in LOAD 4000
4000 is not the data
but the memory
location of the
operand.

OPCODE	BASE REGISTER ADDRESSING MODE	4000 (= β)	OPERAND / LOCATION OF THE OPERAND
--------	-------------------------------	-------------------	-----------------------------------



INDEX REGISTER ADDRESSING MODE

Definition :


- One index register holds the index number of the array. (β_1)
- Another index register holds the displacement/step size of the data (β_2). numerically = sizeof(data type)
- Instruction definition holds the Base Address of the array. (α)
- New $EA = \alpha + \beta_1 \beta_2$


Example :

STORE 1000	2A	→	2A		1000 (=α)
OP-CODE		OPERAND (OR OPERAND LOCATION)			

0	1	2	3	4
11	22	33	44	55

1000 1002 1004 1006 1008 ↑





Every instruction is identified by a code that is known as op-code (operational code). Op-code is signalled from CU to ALU. By this op-code they know which operation is should be performed.


* Compiler lists all the errors of a program in a stack (LIFO). So it needs extra memory. But interpreter checks a program line by line. So until the error in a line is not corrected, the interpreter will not execute the next line. So, interpreter needs less memory coz stack is not needed.

Compiler	Interpreter
(i) Compiler is slower than interpreter	(i) Interpreter is faster than the compiler.
(ii) 3rd gen. and 4th gen languages	(ii) 1st gen & 2nd gen. languages.
→ TURBO C++ behaves as a compiler when (Alt + F9) is pressed " " " " interpreter " F8 is pressed. So, it works both as a compiler and interpreter.	

• Machine Level Vs. Assembly Level Vs. High Level

Machine	Assembly	High
(i) Understandable by hardware.	(i) Understandable by assembler (is a collection of system software programs which are machine dependent)	(i) Understandable by user only.
(ii) Dependent (on hardware)	(ii) Dependent (on machine) (+ve)	(ii) Machine independent
(iii) Faster than assembly and high level (combination of binary codes and digital logic)	(iii) Consists of mnemonics or alphanumeric codes, which require time to be converted to binary code. Hence it is slower than machine level codes.	(iii) High level language is slower than both, as it converts to .ASM file and then machine level files.
(iv) Binary codes	(iv) Alphanumeric codes on mnemonics $M[C] = M[A] + M[B]$	(iv) $c = a + b;$

on Rom



$$M[C] = M[A] + M[B]$$

r7 - content

IMMEDIATE ADDRESSING MODE

- Definition : If the operand (or one of the operands) is specified explicitly within the instruction definition then it is known as immediate addressing mode.
- Applications Helps us perform Arithmetic, logical and shift operations.
- Example :

ADI 05

ORI 05

MVI 07


CIRA 01

IMPLIED ADDRESSING MODE

Def^m :- When operand is not explicitly specified in the instruction
def^m : (CMA).

Application :- In Accumulator-Based-CPU-Organisation; In shift, complement operations. (RAL) (RAR)


Example :-



IMMEDIATE ADDRESSING MODE

Def^m :- When operand is specified explicitly ^{within} the instruction def^m.

Application :- In arithmetic (ADI 07), Logical (ANI OR); load/store (LDI/HLD) instructions



INCREMENT AUTO IMPLEMENT ADDRESSING MODE

Defⁿ: - When EA (eff. address) of one of the operand is used in the instruction is stored in a register and each time register content is updated by step size (d), When we try to access the register.

Example: -

ADD R₁,(R₂) + A₂ → [OPCODE | ADDRESSING MODE | OPERAND / OPERAND LOCATION]

1 2 3
(A₂) (POST AUTO INR) (R₂)

M[EA] ← (R₂)

R₂
1000

[R₁] ← [R₁] + M[EA] [R₂] ← [R₂] + d

d = 2 Byte

EA = 1000

← 1000+2

← 1002

1000

1001

0A

1F

8 bits

8 bits

11.09.17



• Instruction Cycle :- A method to execute or complete an instruction by means of several stages / subcycles is called instruction cycle.


• Instruction Cycle's Subcycles :-

- a) Fetch subcycle (Opcode fetch)
- b) Decode " (Analysing opcode & fetching operand)
- c) Execute " (Operation performed)
- d) Interrupt " (Entertain the interrupt/interrupt is handled by the interrupt handler)

(P.T.O.)

Flow chart for instruction cycle :-





15/1/17

VON NEUMANN ARC OR PRINCESTONE ARC

- Points:
 - Developed by Von Neumann and his associates in 1946
 - " in Princeton University (US)
 - Proposed stored program concept.

• CPU :-

Divided into 2 parts - (a) Data Processing Unit or Data Unit path
 $(AC + MQ + DR) + ALC + \text{Address & Data Bus}$

(b) Program Control Unit & on Control Unit $((IBR + MAR + PC + IR) + \text{Control dts})$

• Instruction format :- $\begin{bmatrix} \text{OPCODE} & \text{ADDRESS} \\ 11 & 12 \\ 11 & 0 \end{bmatrix}$ 20 bits.

• Data :- $\begin{bmatrix} \text{SIGN} & \text{MAGNITUDE} \\ 39 & 38 \\ 38 & 0 \end{bmatrix}$ 40 bits

→ CPU is made up of high speed registers and ~~WT~~ VT(s)
 (Vacuum Tube)

• ISA ARC :-

Data path → ALU + CPU registers

Central Processing Unit

Data Processing Unit



ALC → older version of ALU

IBR → Instruction Buffer Register.

IR → Instruction Registers

MAR → Memory Address Registers

PC → Program Counter

CONTROL SIGNALS → Control Signals

$$\begin{array}{r}
 64 \\
 \times 4 \\
 \hline
 256 \\
 384 \\
 \hline
 096
 \end{array}$$

Memory :-

- Program or opcode & Data both stored in the same memory
- Slow speed memory and high speed CPU i.e. speed mismatch b/w memory & CPU. (Von Neumann Bottleneck)
- Soln:-
 - (a) Introduction of Cache memory.
 - (b) " " RISC Arc.→ Reduced Instruction Set Architecture
- Memory is random access type.
- Made of with CRT(s) (Cathode Ray Tube)
- Total no. of addresses in memory = $2^{12} \approx 4096$.

Harvard Architecture

Read from book.

11th September, 2017

INSTRUCTION CYCLE

- Defn: A set of steps through which an instruction can be completed/executed.
- Subcycles of instruction cycle:
 - a) Fetch subcycle (Fetch opcode)
 - b) Decode subcycle (To analyse which instruction is to be executed and which operands are needed.)
 - c) Execute subcycle (To perform the operation in ALU & to store the proper output in memory)
 - d) Interrupt subcycle (Whenever there is an interrupt, the control is handed over to the interrupt handler → solving an interrupt)
- Flowchart to represent instruction cycle

