


MARVEL

© MARVEL

Computer Organisation

MODULE - III

1. Memory unit design with sp. emphasis on implementation of CPU memory interface.
2. The memory organisation, static and dynamic memory, memory hierarchy, and associative memory unit.
3. Cache memory, virtual memory and data path design for read and write access.



Books

1. Computer Organisation
- T.K. Ghosh

2. Computer organisation
- M.M. Mano

3.

- Hammaline (!!?)

1st August, 2017

Module - III

Parameters of Computer Memory Organisation

1. Capacity \rightarrow represented as a $m \times n$ matrix

where, $m \rightarrow$ no. of addresses


$n \rightarrow$ word length

2. Speed \rightarrow represented by three categories

- cycle time (t_c)
- access time (t_A)
- recovery time (t_R)

3. Bandwidth (or Data Transfer Rate) \Rightarrow

Memory H



Memory Access Methods

- Sequential
- Random
- Direct
- Associative

8th August, 2017

Properties of Memory

- i) Inclusion
- ii) Coherence
- iii) Locality of Reference

INCLUSION

- If we call a memory level as i^{th} level, then the higher memory level is called $(i+1)^{\text{th}}$ level.
- $M_1 \subset M_2 \subset M_3 \subset M_4$

$M_1 \rightarrow \text{Reg} \rightarrow (i-1)^{\text{th}}$
 $M_2 \rightarrow \text{Cache} \rightarrow i^{\text{th}} \text{ {ay}}$
 $M_3 \rightarrow \text{MM} \rightarrow (i+1)^{\text{th}}$
 $M_4 \rightarrow \text{SM} \rightarrow (i+2)^{\text{th}}$

COHERENCE

If a particular memory block's data is updated, then the later memory value is always used by the operating instruction.

LOCALITY OF REFERENCE

- Types of locality -
- i) Temporal locality (locality of time). eg: loop
 - ii) Spatial locality (locality of space). eg: array structure
 - iii) Sequential locality
eg: an instruction set

REGISTER

- ① INSTRUCTION REGISTER
- ② DATA REGISTER → Involves with the I/o peripherals
- ③ ACCUMULATOR REGISTER → stores the newly calculated values
- ④ PROGRAM COUNTER/INSTRUCTION POINTER → keeps track of which data to be extracted from cache
- ⑤ MEMORY ADDRESS REGISTER → [indirect data fetching] by address
- ⑥ MEMORY DATA REGISTER → deals with internal Cache &/or RAM
- ⑦ MEMORY BUFFER REGISTER → (interlinked)
↳ Values accessed by MAR are stored here at MBR

FUNCTIONS

- FETCH
- DECODE
- EXECUTE

CACHE MEMORY

- (2) Speed:-
- (i) t_c (Cycle time)
 - (ii) t_A (Access ..)
 - (iii) t_R (Recovery ..)

$$t_R = t_c + t_A$$

Memory Access Methods:-

- i Sequential Access \rightarrow used by or incorporated in Magnetic Tape.
- ii Random " \rightarrow RAM, ROM
- iii Direct " \rightarrow incorporated in Magnetic Disk.
- iv Associative " \leftrightarrow

\rightarrow Combination of Sequential & Direct Random Access.


Ex:- If we want the 10th data :-

↳ Sequential \rightarrow it skips 1 to 9 & then goes to 10th
Random \rightarrow goes ^{straight} directly to 10.

\rightarrow If we want the 10th data in 4th disk in a magnetic disk, then by direct method, we randomly go to 4th disk & then sequentially goes to its 10th data.

Memory Hierarchy:-

(P.T.O)



Speed & Cost

3/8/17

Properties of memory :-

(i) Inclusions:-

(ii) Coherence (Cache) → if there are subsequent instructions using the same set of values, then the updated value will reflect in the next operation.

(iii) Locality of References:

- 3 types of locality
 - i) Temporal locality (ex. → loop)
 - ii) Spatial " (ex. → array)
 - iii) Sequential " (ex. → instruction set on a program)

$$\text{Ex:- } C = A + B$$

$$D = C/B$$

here this value of C is updated after 1st instruction and this value updated value is used here - used here.

Registers: Smallest unit of memory directly linked to processor and it stores current or ongoing value.

Types:

- (i) Instruction register (IR)
- (ii) Data register (DR)
- (iii) Accumulation register (AR)
- (iv) Program counter / Instruction pointer (PC/IP)
- (v) Memory Address register (MAR)
- (vi) " Data " . (MDR)
- (vii) Memory Buffer " (MBR)

DR → calculates the value of data & moves to the peripheral devices i.e. the data comes out as output.

MDR → calculates the data & stores the data in memory for further calculations.

AC → stores the final result.

PC / IP → Cache stores the upcoming instructions to be performed, PC stores the order and sequence for upcoming instructions.



MBR \rightarrow Stores the data.

123F \rightarrow address
A \rightarrow value
 \downarrow in MBR

Functions of Register :-

- (i) Fetch
- (ii) Decode
- (iii) Execute.

Main Memory :-




Construction of large memory

22/08/17

- Heterogeneous
- Homogeneous

→ ROM is directly connected to the system processor.


- RAM (application oriented)
- i) Horizontal expansion (increasing of word length)
 - ii) Vertical expansion (larger storage space).



9 bit Address \rightarrow ADD₁-ADD₈
 Bus \rightarrow R/W

2⁸ × 8 \leftrightarrow 8-bit
 RAM data bus
 Select { CS₁ → CS₁ → CS₂ → CS₂ →
 n_{CS} → CSN

$m \times m$



512×2

512×4

IC required = no. of required
no. available

$$= \frac{4}{2} = 2$$

i) Horizontal:- 

IC 1 $\rightarrow 512 \times 2$

IC 2 $\rightarrow 512 \times 2$



$512 + 4$ (o/p)

add. bus sorted.

a_0	a_1	a_2	- - -	a_8
A_0	A_1	A_2	- -	A_8

(sorted)

ii) Vertical:- $1024 + 2$

$\rightarrow 512 \times 2$

$\rightarrow 512 \times 2$

$512 + 512 = 1024$ storage

② \rightarrow output

select line (internal)


Q8 Design a memory of capacity 1024×8 using 1 RAM
on each RAM of size 256×2 ?

$\rightarrow 1024 \times 8$

each 256×2

4×4 matrix (thus many ICs)

(P.T.O)



 $1024 \rightarrow 2^{10}$
Decoder
 $10 \rightarrow [A_0 - A_9]$
 $2:4 \quad i/b : o/b$
 $256 \rightarrow 2^8$
 $3:8$
 $8 \rightarrow [A_0 - A_7]$

m_y	D_0	D_1	D_2	D_3
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1



diagonal -


27/08/17

*Q Design a memory of capacity 1024×8 , where RAM is of 512×8 and ROM also has the capacity of 512×8 , and show the interconnection diagram between the CPU memory and the memory blocks.




$$\begin{aligned} 1024 &\rightarrow 2^{10} \rightarrow A_0 - A_9 \\ 512 &\rightarrow 2^9 \rightarrow A_0 - A_8 \\ 128 &\rightarrow 2^7 \rightarrow A_0 - A_6 \end{aligned}$$





1.9.17.

The internal organisation of 16x4 memory chip




Lookup

A₃ - A₀ | D₃ - D₀

0 0 0 0 → 0 1 0 1

0 0 0 1 → 0 1 1 1

The process of




12th September, 2017

ASSOCIATIVE

• Data is searched by the data itself.

• Select register stores each bit corresponding to one word in the Associative Memory



Performance of Cache Memory

cache hit \rightarrow if the CPU searches for data, and finds it in the immediate cache memory, it is called a cache hit.

cache miss \rightarrow if a cache hit fails, it is called a cache miss.

$$\begin{aligned} \text{cache hit ratio} &= \frac{\text{No. of hits}}{\text{Total no. of CPU searches}} \\ &= \frac{\text{No. of hits}}{\text{No. of hits} + \text{No. of misses}} \end{aligned}$$

cache access time (t_c)

main memory access time (t_m)

Data Writing Policies of Cache

1. Write Through → Updation of the data occurs by the CPU both in the Cache and in the main memory both at the same time.
i.e., for every iteration of a loop, the value of the variable will be modified.
2. Write Back → Updation occurs continuously in the cache, and only the final value is updated onto the main memory.

Dirty bit →

- For a two-level memory organisation;

$$t_{avg} = \frac{(h_c \times t_c)}{\text{cache}} + \frac{[(1 - h_c) \times (t_c + t_m)]}{\text{main memory}}$$

- For a three-level memory organisation;

$$t_{avg} = \frac{(h_c \times t_c)}{\text{cache}} + \frac{[h_m \times (1 - h_c) \times (t_c + t_m)]}{\text{main memory}}$$

$$+ \frac{[(1 - h_c) \times (1 - h_m) \times (t_c + t_m + t_s)]}{\text{secondary storage memory}}$$

$$\text{Memory efficiency} = \frac{t_c}{t_{avg}}$$

Q1. For a two-level memory subsystem, $t_c = 162 \text{ ns}$; $t_m = 960 \text{ ns}$; $h_c = 0.9$; Calculate the total memory access time (average) and efficiency.


Q2. For a three-level memory subsystem having —
 $t_c = 15 \text{ ns}$; $t_g = 80 \text{ ns}$; $h_c = 0.96$; $h_m = 0.9$. What should be the t_m to achieve the eff. access time of memory as 25 ns

Q3 A memory subsystem has the following specification:
 $t_c = 50 \text{ ns}$; $t_m = 500 \text{ ns}$;
80% of the memory requests are ~~'read'~~ 'read'.
 $h_c = 0.9$ (for read access) [write Through is used]
Calculate t_{avg} for memory for only one read-cycle and find out the total average access time for both 'read' and 'write'.


Formula for

$$t_{avg} = \left[P_r \times t_{avg}_{\text{read}} \right] + \left[(1 - P_r) \times t_m \right]$$

Associative Memory :-



Hardware :-



$\rightarrow \text{Input} = 10101111 \text{ (m)}$

1st. $\text{Mask / key} = 1111\ 0000 \text{ (m)}$

Select Reg.

$\rightarrow \text{Word 1} = 1101\ 1111 \rightarrow 0 \text{ (no match)}$


2nd $\rightarrow \text{Word 2} = 1010\ 1011 \rightarrow 01 \text{ (match)}$

3rd $\rightarrow \text{Word 3} = 0001\ 1111 \rightarrow 0 \text{ (no match)}$

Int 4 bits of words if matches with input's Int 4 bits, then 1 (match) is assigned to select Reg.

12/7/17

Cache Hit / miss :-



Cache hit ratio = $\frac{\text{No. of hits}}{\text{(h.) Total no. of CPU references}}$

$$\hookrightarrow h_c = \frac{\text{no. of hits}}{\text{no. of hits + no. of misses}} = \frac{80}{100} = 0.8$$

Cache Writing policies :-

i) Write Through

ii) Write back.

★ Modifying bit / Dirty Bit

(cache & main memory)

\rightarrow For a ^{2-level} memory, the avg. memory access time :-

$t_c = \text{cache access time}$
 $t_m = \text{main memory access time}$

$$t_{\text{avg}} = \frac{(h_c \times t_c) + (1-h_c) \times (t_c + t_m)}{(Cache \quad Main Memory)} \dots i$$

→ For a 3-level memory (cache, main mem. & sec. memory)

$$t_{avg} = (h_c \times t_c) + [(1-h_c) \times (t_c + t_m) \times h_m] + [(1-h_c)(1-h_m) \times (t_c + t_m + t_s)]$$

(ii)

Q1 A 2-level memory subsystem having $t_c = 160$ Nano seconds & $t_m = 960$ NS. $H_c = 0.9$. Calculate the following:-

(a) avg. access time of memory

(b) Efficiency of memory subsystem ($eff = \frac{t_c}{t_{avg}}$)

Q2 A 3-level memory system having $t_c = 15$ NS, $t_s = 80$ NS has a cache hit ratio of 0.96 and main $h_m = 0.9$. What shd be the t_m to achieve the effective access time (t_{avg}) of 25 NS?

→ ① Apply formula (i).

$$(a) t_{avg} = (0.9 \times 160) + (1-0.9) \times (160+960)$$

(b)

→ ②) Apply formula (ii)

Q3 A hierarchical cache, main-memory subsystem has the following sub-system specifications :-

$$t_c = 50 \text{ m.s}$$

80% of the memory access requests are for reading.

$$t_m = 500 \text{ m.s}$$

$h_c = 0.9$ for reading. The system uses write-through policy for data updation. Calculate the following:-

(a) t_{avg} for only 1 memory read cycle. read cycle

Only for
JPM exam → Syllabus for Mid Sem I (from TK Ghosh)

→ i) Chapter 5 (excluding mapping)

classmate

Date _____

Page _____

(b) t_{avg} considering both read & write.

$$\rightarrow t_{avg}(\text{read}) = [(0.9 \times t_c) + (1 - hc) \times (t_c + t_m)] \times 0.8$$

$$t_{write} = (1 - P_n) \times t_m.$$

$$P_n = 0.8$$

(Probability for reading)