EXPERIMENT NUMBER - 36:-

Pite: - Implement a 4-bit Asynchronous counter using 4013 Ic.

OBJECTIVE: - Implement a 4-bit Asynchronous counter using D-Fupflopic (4013IC).

APPARATUS REQUIRED:-


40	Component's Name	Specification	gty
1	D-Flip Flop IC		2
	Prainer Kit	_	1
	Wires		1 bunch

THEORY:-

In a asynchronous counter, the blipflop output transition serves as a source
for triggering other flip flop. In other
word, the count pulse inputs of
all flip-flop (except fint) are triggered not
by the incoming pulses but rather by
the transition that occurs in the other
thip flop. It is also called nipple
counters.

Name: Orunayan Bhattachanya Roll No.: 66

Section: CSB2C Year: 2nd



Name: Orunayan

Section: CSE2C

Roll No.: 66

Year: 2nd (2016-18)

UNIVERSITY OF ENGINEERING & MANAGEMENT (UEM) KOLKATA

Conclusion:
With the help of this experiment, we came to know about asynchronous Counter and how we can comment it using 4013 Ic or D-Fup Flop
Ic.

Name: Orunayan Bhattachanya Roll No.: 66

Section: CSB2C Year: 200'