EDLUTION SET (593 UTI 2017

Q:11

Sleg1: Start.


Dutroduce au unified (ache in the between CPU & Memory. Which can Step2:

Store both data/address/orpcode. & Program Controllo Step3: Contect this memory with Datapath of the Ovice. With DR using address bus (1) & Data Bus (2)

Step 4: Conhect the Control Signals with with Cache.

Steps: Stop.

Carche is al ourt equivalent en to UPU register hences the kind of Speed at which conveyister is veceiving the detaphiness cache & the (hind of Speed of which Cov vegister is sending the data/address to the cache I no speed his match.



Scanned by CamScanner

