


2nd
mid
sem

@Omrayan Bhattacharya @

VP

Page: 9 / 10 / 19.

Cache Memory (Cache Mapping).
1k = 1024.



Main Memory Sends duplicate copy in cache.

Cache Mapping →

Procedure of Mapping.

- Associative mapping
 - Direct
 - Set-Associative
- } Search is on cache.

Associative Mapping

Fastest and flexible type of mapping

CPU Sends → n bit Address

Input Register


256 number data set is present

Address	Data
21FF	10
22B2	15
⋮	⋮

→ If found, i.e., address it will send the data otherwise it will go to main memory.

Direct Mapping

- Instead of storing total CPU Address one part of it is stored as the cache address (Index) along with the Data Value.



CPU uses m -bit (Index) to search cache Memory - Storage capacity of cache 2^m and total capacity of main memory is 2^n , where $n > m$ (always).

Suppose, is $n \rightarrow 00FF$.

Then, Index $\rightarrow FF \rightarrow$ part is stored with
Tag $\rightarrow 00 \rightarrow$ works like flag

Under 1 Index number numerous tag values. E.g.

Tag	Index
00	00
00	01
⋮	
00	FF

\rightarrow Index.

Index	Tag	Data
Index		
<u>h-bit</u>		

Index Match + Tag Match \rightarrow Cache hit.

Since, Index is \neq Then Tag, so cache hit decreased. So, Block number is increased.

Block no.

Tag | Block | Word

Suppose, 256 spaced $= 2^8, = 8 \text{ bit}$.

then, 8 block number will be produced.

K-Way (Set Associative Mapping).
(Tag-Data pair).

\rightarrow Improved version of direct Mapping

Under If K-Way mapping, then
K Tag-Data pair will be present

Suppose 2-Way, the 2 Tag-Data pair

Index	Tag	Data	Tag	Data
00	01	52	02	17
01	21		22	

Index \rightarrow then Tag Data is matched, then
It's a cache hit.

④ Replacement Policy (Cache Replacement)


→ FIFO. (First In First Out).

→ LRU (Least Recently Used)

Reference String or Data Reference Stream

→ Mention in question, then Cache replacement

1 2 3 1 4 5 2 1




If same value comes hit, is counted

% hit ratio = $\frac{\text{No. of hits}}{\text{Total no. of reference}}$

LRU → Counts hit, when the least used number is replaced.

Virtual Mapping Memory (Bq. size is Secondary Memory).

→ Virtual slot which can give same amount of memory, & it becomes cost effective.



Virtual / Logical Address → Address generated by processor, to bring concept of VM.

- Logical Address Space (Address produced without interruption).
- Physical Address Space (To store the data).

Logical to Physical Address Mapping :-

Page - Paging (A Non-contiguous process, finding empty, & stored).
 → A program getting divided in pages, stored in VM.
 → Frame → to bring page at physical memory is frame.


Size of 1 page = Size of 1 frame.

No. of page (≠ (Not always but maximum))


No. of frame.

Page Number + data (Offset) = Logical address / Location

Frame Number + data (Offset) = Physical address



Relocation Register / Base Register



For one prog. 1 value is generated, & that value is appended with logical address & physical address & fetched from the Main Memory

MMU \rightarrow Memory Management Unit

Advantages - (Paging)

- ① It supports time sharing system.
- ② As it is a non-contiguous process hence memory is utilized efficiently.

Disadvantage - (Paging)

① Page Break -

Wastage of size is called page break.

16 KB page size = 4 KB.
Req. ^{page} size = ~~16 KB~~ 4.

But, if 18 KB & page size 4 KB

Req. page = 5, $5 \times 4 = 20 \text{ KB}$
So, 2 KB unused.
(Page Break).

1 program → Only one page table.

E.g. →

$\left. \begin{array}{l} \text{Prog 1} \rightarrow 16 \text{ KB.} \\ \text{Prog 2} \rightarrow 24 \text{ KB.} \end{array} \right\} \text{Page size} = 4 \text{ KB.}$
 → No. of pages = $\frac{16}{4} = 4 \text{ page} \rightarrow \text{Page 0 - Page 3}$
 → No. of pages = $\frac{24}{4} = 6 \text{ page} \rightarrow \text{Page 0 - Page 5}$

Prog 1

	Page No.	Frame No.
P0	0	4
P1	1	2
P2	2	7
P3	3	11

Prog 2

	Page No.	Frame No.
P0	0	3
P1	1	5
P2	2	12
P3	3	8
P4	4	9
P5	5	10

Frame Number is Random.

Page Fault :-

when a page is req. to execute & if execution

Page not found in Page execution
or in main memory
→ Page Fault.

Two types

→ FIFO


→ LRU

→ OPT (Optimal Page Replacement).
(Opp. of LRU).

→ which data will not be used in near recent future.

Segmentation :-

Dividing prog. in no. of segments.



Advantage

- ① Efficient utilization of physical memory as a range of storage space, assigned for each program segment other than one single page as it was in paging.


VP

Segmentation

Segment = segment no. + data offset.

I/O Organisation.

- I/O Interface (what to do)
- I/O Controller (It controls "how to work" part)
- I/O driver (By which how work is done)



I/O Structure of Computer System

4) I/O Command


- Control (Choosing purpose)
- Test (Working condition or not)
- Read (Fetching the data)
- Write (Overwriting).

I/O Access


- ① I/O mapped I/O. (2 separate address space)
- ② Memory mapped I/O. (1 address space).

CPU → Specifies one Address.

① I/O mapped I/O



② Memory mapped I/O.



① I/O data transfer.

wrong.

(Barrier) - Synchronous (data transfer time = Time received)
- Asynchronous


Master ↔ Slave → Relation.

A synchronous


- Sender initiated
- Receiver initiated (Receiver asking for data)
- ↳ Strobe
- ↳ Handshaking

Strobe (Activate means Receiver is busy)

→ Sender initiated



→ Receiver initiated




Handshaking



⊛ Advantage & Disadvantage

Modes of data transfer

- Programmed I/O. (One work at a time).
 - Interrupt - Initiated I/O.
 - DMA. (Direct Memory Address).
- Adv. → Set processor free for other work.



CS → Chip select

RS → Register select

Two types of data transfer in DMA:

→ Cycle Stealing

~~When~~

As DMA is present, CPU transfers work to DMA.

→ Block Burst transfer.

→ To use all the block in ~~all~~ one accn.

→ Bus Arrimation

→ ~~1 cont~~ How to select next bus
that I want to use.

DMA Transfer :-

→ By bypassing CPU


• Cycle Stealing, → Processor is bypassed for some cycle.

• Block Burst

→ When file transfer is done by DMA, it gets uninterrupted.

One I/O → One will be worked.
One by One the work is done.

BUS ARBITRATION :- (Only concentration Control Bus)




The process by which the I/O transfer is given to which Bus, is selected.

Types -


- CENTRALIZED
- DISTRIBUTED

Centralized



- BGT → Bus Grant Transmission line.
- BRQ → Bus Request line
- SACK → Slave Acknowledgement
- Depends on choosing the I/O.


- o Distributed → For each I/O, three lines are connected.



Application

- ① → Daisy Chaining (Centralised)
- ② → Polling (Centralised) → Rotating Priority
- ③ → Independent Priority Bus Control Method (Distributive) / Fixed Priority

① Daisy Chaining



Based on the distance of I/O from Bus Arbitral the priority is taken in made.

Disadvantage


- Only higher priority gets the chance.
- Fixed priority.

Advantage

- Easy & Scalable.

② Polling (No Bus Arbitration).

Algorithm is fed in the Bus lines.



Advantage:-

- ① Rotating the priority.
- ② All the I/O devices get equal priority for requesting & getting the grant.


E.g. → If BGT is at I/O → 2,
I/O 3 has priority 1 and
I/O 1 has priority m (or last priority).

Then if I/O 3 & I/O 1 makes the request for next BGT I/O 3 will be granted but not I/O 1.

Disadvantage:-

- ① Priority depends on BGT line hence circuit becomes complicated

③ Independent Priority.



1. ~~Two request~~ If two request are there simultaneously only the priority one will be selected.

Advantage +

→ As centralised, all I/O device can make BGT request and no need of common Acknowledgement line.

(Individual I/O is Addressed by the connected BRQ).

Disadvantage:-

→ If the centralised BUS Arbitrated break down, the I/O devices cannot communicate for the Bus Request.

→ As individual BGT and BRQ line is connected more hardware is required.

→ NOTES AFTER MID SEM-1

→ IF U DON'T HAVE NOTES
BEFR MID-SEM1, JUST
PING ME.