## & MANAGEMENT (UEM) KOLKATA



## INDEX

LAB: ANALOG AND DIGITAL ELECTRONICS LAB

YEAR: 2ND YEAR SEMESTER 3RD SEMESTER

EXPT. NO.	DATE	NAME OF THE EXPERIMENT	PAGE	REMARKS
1.	01/08/17	Realization of Basic		
		gates.	1-9	
				CROL
2.	01/08/17	Realization of Basic		80
		gates using NAND gate	10-15	
3,	01/08/17	Realization of Basic		
		gates using NOR gate	16-21	
4.	08/08/17	Design a circuit to		
		indicate 4 bit odd		
		or even numbers.	<u> </u>	
5.	08/08/17	Realization of a		
		circuit for indicating		
,		prime & non-prime	·	
		numbers.	27 - 32.	

YEAR: 2ND YEAR SEMESTER 3RD

EXPT. NO.	DATE	NAME OF THE EXPERIMENT	PAGE
6.	08/08/17	Implementation of	
		Half-Adder circuit	
		using basic gates.	33-38
	·	O O	The second secon
. 7	08/08/17.	Implementation of	
		Full Adder circuit	
		using basic gates.	39-44
		V C	
8.	22/08/17	Implementation of.	
		Full Adder using two	
•		Half Adders.	45-49
9,	22/08/17	Implementation of	
		Half Subtractor	
		using Basic Gates.	50 <b>-5</b> 3.
		U	

EXPT. NO	DATE	NAME OF THE EXPERIMENT
10.	22/08/1	7 Implementation of
		full subtractor
		using basic gates.
11.	22/08/17	Implementation of
		full subtractor
		using half subtractor.
12.	22/08/17	Realization of a circuit
		that converts BCD
		numbers to ExcESS.
		3 numbers.
13.	29/08/17	Realization of a circuit
		that converte
		EXCESS - 3 codes to
		BCD.

EXPT. NO.	DATE	NAME OF THE EXPERIMENT	PAGE
14.	29/08/17	Realization of a	
		circuit to convert	
		4-bit binary number	
		to Gray code.	76-82
	•		
15,	29/08/17	Realization of a circuit	
		to convert Gray code	
	•	to Binary code (4-bit)	83-87.
16.	29/08/17	Realization of an Even	
		Parity Generator and.	
		checker circuit.	88 – 93
17.	12/09/17	Realization of the	
		internal	
		architecture of 4:1	
		Multiplexer.	94-97

DATE	NAME OF THE EXPERIMENT	PAGE
12/09/17	Realization of the internal	
	architecture of 1:4 DEMUX	98-101
12/09/17	Realization of 4:2	
	V	
12/09/17	Realization of 3:8	:
	decoder.	106-109
12/09/17	Realization of octal.	
	•	
	ving basic gates.	110 - 113.
	<i>d</i>	
10/109/17	Implementation of	
	X X	
		114-118.
	12/09/17	12/09/17 Realization of the internal architecture of 1:4 DEMUX  12/09/17 Realization of 4:2  privality encoder along with output indicator.  12/09/17 Realization of 3:8  decoder  12/09/17 Realization of octal  to binary encoder using basic gates.  10/109/17 Implementation of 2-bit comparator

YEAR: 2ND YEAR SEMESTER 3RD SE

EXPT. NO.	DATE	NAME OF THE EXPERIMENT	PAGE
23.	10/10/17	Implementation of Full	
		Adder using Mux	119-122
		O	
24.	10/10/17	Implementation of Full	•
		Subtractor using Mux	
25.	10/10/17	Implementation of Full	
		Adden using Decoder	127-130
		0	
26,	10/10/17	Implementation of Full	-
		Subtractor using Decode	131-134
27.	17/10/17	Implementation of SR	
		Implementation of SR Flip Flop using NAND gate	135-137
		.0	
28.	17/10/17	Implementation of JK	
	<u>-</u>	Flip-Flop using NAND gote	138-140

Scanned by CamScanner

		SEMESTER
EXPT. NO.	DATE	NAME OF THE EXPERIMENT
29.	17/10/17	Implementation of D
		Flio-Flo
		Flip-Floop using WAND gate
30.	17/10/17	Implementation of a
		3-bit up counter.
31.	17/10/17	Implementation of a
		3-bit down counter
3.2		Realization of shift.
		register circuit.
		V
<b>3</b> 3.		Implementation of
		Schmitt trigger circuit
		Schmitt trigger circuit using IC555 Timer
34.		Implementation of 4-bit
		Asynchronous counter.

Scanned by CamScanner