## EXPERIMENT NUMBER-32:-

TITLE: - Implementation of 3-bit synchronous down counter using D-Fup Plop.

OBJECTIVE: - Implimenting a 3-bit synchronous down counter using D-Flip Flop.

## APPARATUS REGUIRED:-

S1.	Component's	Specification.	QTY.
1	D. Flipflop	4013	2
2	Trainer Kit	_	1
3	Wires		1

Theory:

The a synchronous down counter, the flip-tep in the lowest order position is complemented with every pulse. A flip-flop in any other position is complemented with a pulse complemented with a pulse complemented with a pulse complemented with a pulse order bits equal to 0.

Name: Orunayan Bhattachanya Roll No.: 66


Section: CSE2 Year: 2nd

Section: CSB2


Roll No.: 66

Year: 2nd

UNIVERSITY OF ENGINEERING & MANAGEMENT (UEM) KOLKATA



CIRCUIT DIAGRAM:-



OBSERVATION PABLE:-

	93	92	91	93	0/2	9,	$\mathbb{D}_3$	D.	$D_1$
	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	0
	1	L	0	1	0	1	1	0	1
		1	1	1	1	0	1	1	0

Name: Omnayan

Section: CSB2C

Roll No. : 66

Year: 2nd (2017-18)

## CONCLUSION:-

With the help of this experiment, we came to know about , the synchronow down do-counter and its works. We verified with the truth table of it after making the circuit with D-Pup-Flop.

Name: Orunayan Bhattachanya Roll No.: 66 Year: 2nd Section: CSB2C