
Interrupt is a request to a microprocessor to suspend its main program under executer and execute ISR (Interrupt lervice routine) to scavice the request.



Based on the source of interrupt, they are classified as follows,

(1) Hardware Intersupts (enternal): These are vaised by
the enternal devices like KB, Mouse ..., to gain attention of
up. So every up provides few Intersupt pins, to support
this feature. 8086 provides, NMI ELINTR pins as
enternal Hardware intersupts.

NMI - * Non maskable Interrupt (can't be disabled by instr)


+ Vectored interrupt, (Type 2 interrupt)

* edge triggered type, I on raising edge int is

INTR - * Maskable intersupt (conasted using & El disasted using & instructions) (STI & CLI)

* Nonveetized, so that enternal device supplies

interrupt hype no to up using data bus and INTA Signal. (perticular type No. is not predefined)



2 Hardware interrupts (internal) or referred as Exceptions"

These are generated by internal hardware, on occurance of some evnr, i.e exceptional conditions. 8086 has two types of exceptions,

Divby Zero) Grefton

(1) Divise by zero (Typeno-0)

ex: MOV Ax, 1000 MOU BL, D

DIV BL (even when the outlent enceds, its destination and size, then also this int

(ii) Overfow error (Type NO-4)

ex: MOVAL, -128 MOV BL, - 80


When signed anthmetic is performed, and the destination (answer) soze exceeds its capacity, overflow occurs (i.e, in the above example, permitted answer size is, -128 to +127)

3) software Interrupts: These are software instauctions, like INIn, on execution of this instruction, ISR related to type N" is executed. This feature is used to implement DOS EL BIOS Services, ex: INT21H, INT16H etc

Interrupt response

SP&SP-6

On occurance of interrupt, tollowing sequence of events takes place as indicated by the following diagram,



and executing ISR start

On execution of IRET, [last instruction of any ISE] Jollawing events occurs, * IP contents are popped (i.e loaded h Ip rey) * CS contents are popped (i.e boded to CS reg) * flag registers contents are popped of TF EI IE Klags are restored) effectively spis incremented by 6 (sport sp+6), and the Control is transferred to the main program, by loading as EIIP registers with the ochion address. (Note: Difference between procedure ex Isk: In procedure either RET (near procedures) OF RETF (far procedures) is used to ochum to To invoke proceduse Call'is used, unlike in ISR's)


RETF - SP is includ by 4

(IP)'s deloaded)

((S &IP)

are reloaded Interrupt Vector Table 8086 Supports, 256 interrupt types (which are allocated to enternal, internal & software interrupts), o to 255. Aming these, some type no's (064) are predefined, i.e allocated to perticular type of interrupts, Type-O Divide by zero; 1 - single step; 2-NMI; 3-Breakpoint; Type-4 - overflow Some interrupt types are deserved (for future processors), some are meant for user defined interrupts. So, every interrupt is associated with type number, and this type number is used to generate intersupt vector, i.e starting address of Corresponding ISR routine, using predefined and preallocated memory table, which holds all interrupt vectors (i.e 256 types). This table is referred as Interrupt vector Table, I I FFFFFH each interrupt vector, ocquires 4 bytes (2 forcs, 2 fr sp) so total size of IVT = 255 7003FF H) 256x 4 = 1024 bytes

Type 1 000000 H AMemory map of IVTask CO 0000 TO TYPE TYPE O In pc's it is mapped to RAM area.



```
ISRO POOC
         ; set Ds la data segment to access data
          MOV AX, @ DATA
          Mov Ds, Ax
                DX, offset Msq
                AH, OAH; display msg, "Divide by Zero"
          MOV
          INT 21H
        ; sehun to main prog
         IRET
       ISRØ ENDP
    END
  2 winte ISR program to handle overflow error?
Note: Overflow is of type 4" intersupt, on occurance of overflow, intersupt
   is automatically not generated, unlike divide by zero. User has to implement this, by explicitly using instruction, <u>INTO</u>, It generals on interrupt only on occurance of overflow error (i.e overflow flag==1)
    . CODE
     ; set up popular Ivi task for enhy (Type No 4)
      MOV AX, Seg ISR4
                                  seg EIIP adts of new ISR, ISR4.
       Mov Ds, Ax
       Mov DX, albert ISR4
       Mov AL, 4; type no. 4
       MOV AH, 25H; function to updat IVI
      INT 21 H
    ; create overflow error
       MOV AL, -128
       Mov BL, -21
      ADD AL, BL
      INTO; since, in this case, overflow Hug is set ISR4 is
                   executed
   ; schumb Dos
     Mov AH, 4CH
                              (ISR4 & OATA contents ax
      INT 21H
                                same as parvious program).
    END
```