


(1)



8051 is a 8 bit Microcontroller from Intel, which has inbuilt

- * program/code Memory, used to store instructions & constant data
(4K - 8051, 0K - 8031, 4K EPROM - 8751
ROM latest versions like 89C51, 89V51... has upto 64K flash memory)

- * Data Memory / RAM
(128 bytes, In 8052 and other variants it has 256 bytes)
used to store variables, stack & to represent registers

- * programmable Input/output bit addressable ports
(4 ports - $P0, P1, P2, P3$, total $4 \times 8 = 32$ I/O lines)

- * 2 programmable 16 bit timers/counters, used for generating time related signals/waveforms, for counting of events, without causing any overhead to the Microcontroller

- * μC can communicate to PC, using serial communication, (full duplex) for uploading/downloading of data using the inbuilt serial port, so that lot of programming burden of μC is reduced.

Also μC -8051 supports, two external interrupts, $\overline{INT0}$ & $\overline{INT1}$ which can be connected to external devices to support interrupt driven data transfer.

8051 supports 64K external code memory and 64K data memory, ALE , EA & \overline{PSEN} are used to support this interfacing.

$P0$ & $P2$ has dual functionalities (as ports and Address/data bus),

$P3$ shares with $TxD, RxD, \overline{RD}, \overline{WR}, T0, T1, \overline{INT0}$ & $\overline{INT1}$ lines.
($P3$ lines can be used for any one functionality).

8051 supports total five interrupt's - 2 external μC ints, 2 for timers, one for serial port]

Addressing Modes

8051 can have its operands, as part of the instrn, in Regs (A, B, R0-R7, DPTR), in Memory (internal mem^{RAM}/external mem^{RAM/ROM}). Based on the source of operands, following addressing modes are available.

Immediate Addressing Mode

ex: MOV A, #12

↑ immediate data

A ← 12

destination can be reg or memory or SFR register

Register Addressing Mode

ex: MOV A, R1
A ← (R1) Register operand

Note: MOV R_m, R_n (X) not allowed
m, n = 0 to 7

Memory Related:

Direct Addressing Mode

ex: MOV A, 20H

A ← (20H)

↑ refers to memory (RAM) location 20H

MOV 30H, 20H ; (30H) ← (20H)

MOV 30H, #10H (30H) ← #10

Mem add - 00-FFFF is allowed, 00-7FFF - refers to RAM
80-FFFF - refers to SFR add space.

Indirect Addressing Mode

ex: MOV A, @R0

A ← ((R0))

↑ (R0) - add of mem locati

((R0)) - contents of that mem locati

R0 & R1 can be used to hold add of mem locations


Indexed Addressing Mode

ex: MOVC A, @A + DPTR

A ← (A) + (DPTR)

commonly
- used to access lookup tables, strings etc

↪ refers to memory location in code memory, (EA decides internal or external mem)




Related to Branch Instructions, we have 3 addressing modes are associated:

- Relative Addressing Mode — SJMP LOOP1, relative to PC, in the range of -128 to +127
- Absolute Addressing Mode — AJMP LBL, anywhere within 2K
- Long Addressing Mode — LJMP Begin, anywhere within 64K

Memory organisation of 8051


(2)

8051 supports two address spaces (i.e. two types of memory spaces) ① program memory or code memory - upto total 64K (either located internally (8051) or externally (8031))




② Data memory or RAM memory -

128 bytes internal plus upto total 64K external RAM possible



- P0 & P2 generates 16 bit addrs bus & 8 bit data bus
- RD & WR are for RAM read & write
- PSEN is for ROM, read operation.



ex: program to read one byte from code memory and store it in internal RAM location.

```
MOV DPTR, #STR, MOV A, #00H
MOVC A, @A+DPTR, MOV 50H, A ; let 50H be the addr of RAM location
SJMP $
```

STR: DB 'A' ; Part of code memory

(ASCII code of 'A' is stored in code memory, which is pointed by DPTR register, and then moved to RAM location 50H)

ex: program to store the contents of RAM location 70H to external RAM location 2000H

```
MOV A, 70H
MOV DPTR, #2000H
MOVX @DPTR, A
```


Internal RAM organisation

(3)

8051 has 128 bytes of internal RAM, (00H to 7FH) which can be accessed directly (MOV A, 10H) or indirectly (MOV R0, #10H; MOV A, @R0) using MOV instruction.

Internal RAM is used for,

- Register Banks, (4 Reg Banks, each having eight 8 bit regs - R0 to R7)
- Bit addressable Memory, (~~128~~ 128 bits, i.e. 16x8=128)
- Stack implementation, as stack is always implemented in RAM area
- Scratch pad memory, for storing temporary data



- Selection of Banks is through PSW.4 & PSW.3 bits

PSW.4	PSW.3	
0	0	- Bank 0
0	1	- Bank 1
1	0	- Bank 2
1	1	- Bank 3

On reset Bank 0 is default selection, hence R0 to R7 are referred to adds 00 to 07H.

- Write a program to switch to Bank 1

```
SETB PSW.3
CLR PSW.4
```

(∴ MOV R0, #25 is same as MOV 8H, #25)

- Write a program to set bit add 7 and output it to P0.7

```
SETB 7
MOV C, 7; Move the value of bit (whose add is 7) to Cy flag
MOV P0.7, C
```


Delay Calculation : using software, (through instructions)

- ① write a delay program for 10 msec? Given crystal freq = 11.059 MHz
(Instructions execution time is indicated by no of machine cycles, 9n typical 8051, one machine cycle consumes 12 clock cycles.)

$$1 MC = 12 \times T, T \text{ refers to time period of 1 clock cycle}$$

$$= 12 \times \frac{1}{f} = 12 \times \frac{1}{11.059 M} = 1.085 \mu\text{sec}$$

delay prog: MOV R1, #count — 1

Outer: MOV R0, #250 — 1

Inner: NOP — 1

NOP — 1

DJNZ R0, Inner — 2

DJNZ R1, Outer — 2

RET — 2

(Inner loop comprises of 4 MC's-
2+1+1, executed 250 times,
which in turn executed count times)

No. of m/c cycles

$$T_D = \text{Count} \times \text{Time by Inner loop}$$

$$\text{Total Delay} = \text{Count} \times [4 \times 250 \times MC]$$

$$T_D = \text{Count} \times 1000 \times MC$$

$$\text{Count} = \frac{T_D}{1000 MC}$$

$$= \frac{T_D}{1000 \times 1.085 \mu}$$

$$\text{if } T_D = 10 \text{ msec}$$

$$\text{Count} = \frac{10 M}{1000 \times 1.085 \mu} = \frac{9.21}{10} \approx 9$$

- ② Find the size of delay produced by following program?

DELAY: MOV R3, #200 — 1

here: DJNZ R3, here — 2

RET — 2

MC's

$$T_D = (2 \times 200) MC + (1+2) MC \approx (2 \times 200) MC = 400 \times 1.085 \mu\text{sec} = 432 \mu\text{sec}$$

- ③ Write a program to generate pulse of 10 msec; on the port pin P0.0

SETB P0.0 ; Configure as o/p

CLR P0.0, SETB P0.0 ;

Lcall Delay-10ms ;

SETB CLR P0.0 ;

SJMP \$.

Delay-10ms: (refer prev. Question)

- ④ Write a program to generate square waveform of 5 KHz, on P1.0

cnt: SETB P1.0

Lcall Delay-


CLR P1.0

Lcall Delay

SJMP cnt

Delay: RET

$$f = 5 \text{ KHz}, T = \frac{1}{5 \text{ KHz}} = 0.2 \text{ msec}$$



$$T_{on} = T_{off} = 0.1 \text{ msec}$$

(Delay program can be implemented using single loop)