
16-bit instruction



Sr. no	Op-code(4 bit)	Operation Implemented		Operand2(src)		Register(Operand1)	<u>Extra(16 bit)</u>	<u>COMMENTS</u>
4	1.0.0.0	ADDI	Mode(3 bit)	Rb(3 bit)	Rx(3 bit)	Rdst(3 bit)	۵.	Ddat (Ddat i d (add issue adiata)
	1000	ADDI	000	X X X	XXX	Address(dest)	d	Rdst <= Rdst + d (add immediate)
2	1000	ADDR	001	(src reg)	X X X	Address(dest)	04+	Rdst <= Rdst + Rb (register addressing)
3	1000	ADDX	010	(base reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst +M[rb+rx+Offset] (Base index addressing)
4	1000	ADDN	011	(Address reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst + M[M[rb+rx+Offset]] (Indirect memory addressing)
5	1001	SUBI	000	X X X	XXX	Address(dest)	d	Rdst <= Rdst - d (add immediate)
6	1001	SUBR	001	(src reg)	XXX	Address(dest)	Officet	Rdst <= Rdst - Rb (register addressing)
/	1001	SUBX	010	(base reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst - M[rb+rx+Offset] (Base index addressing)
8	1001	SUBN	100	(Address reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst + M[M[rb+rx+Offset]] (Indirect memory addressing)
9	1010	ANDI	000	X X X	XXX	Address(dest)	d	Rdst <= Rdst & d (add immediate)
10	1010	ANDR	001	(src reg)	X X X	Address(dest)	0.11	Rdst <= Rdst & Rb (register addressing)
11	1010	ANDX	010	(base reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst & M[rb+rx+Offset] (Base index addressing)
12	1010	ANDN	011	(Address reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst & M[M[rb+rx+Offset]] (Indirect memory addressing)
13	1011	ORI	000	XXX	XXX	Address(dest)	d	Rdst <= Rdst d (add immediate)
14	1011	ORR	001	(src reg)	XXX	Address(dest)	0".	Rdst <= Rdst Rb (register addressing)
15	1011	ORX	010	(base reg)	(index reg)	Address(dest)	Offset	Rdst <= Rdst M[rb+rx+Offset] (Base index addressing)
16	1011	ORN	011	(Address reg)	(indexreg)	Address(dest)	Offset	Rdst <= Rdst M[M[rb+rx+Offset]] (Indirect memory addressing)
17	1100	MNSI	000	XXX	XXX	Address(src1)	d	Rdst - d (add immediate)
18	1100	MNSR	001	(src reg)	XXX	Address(src1)		Rdst - Rb (register addressing)
19	1100	MNSX	010	(base reg)	(index reg)	Address(src1)	Offset	Rdst - M[rb+rx+Offset] (Base index addressing)
20	1100	MNSN	011	(Address reg)	(index reg)	Address(src1)	Offset	Rdst – M[M[rb+rx+offset]] (Indirect memory addressing)
21	1101	CMP	XXX	XXX	XXX	Address(dest & src)		Rdst <= !Rdst (2'c complement of Rdst)
22	0010	JALR	1 x x	XXX	XXX	Address(dest)	Offset	Rdst <= PC, PC <= PC + Offset
23	0011	JR	1 x x	XXX	XXX	Address(dest)		PC <= Rdst
24	0000	Store	XXX	Base register	Index register	Address(dest)	Offset	Rdst = M[Rb+Rx-Offset] (Base addressed)
25	0001	Store	X X X	Base register	Index register	Address(dest)	Offset	Rdst = M[M[Rb+Rx-Offset]] (Indirect)
26	0100	Branch	100	X X X	X X X	Address(dest)	Label	j (Jump unconditionally)
27	0100	Branch	101	X X X	X X X	Address(dest)	Label	jz (Jump on zero)
28	0100	Branch	110	X X X	X X X	Address(dest)	Label	jnz (Jump on not zero)
29	0101	Branch	100	X X X	X X X	Address(dest)	Label	jc (Jump on carry)
30	0101	Branch	101	X X X	X X X	Address(dest)	Label	jnc (Jump on not carry)
31	0101	Branch	110	X X X	X X X	Address(dest)	Label	jv (Jump on overflow)
32	0110	Branch	100	X X X	X X X	Address(dest)	Label	jnv (Jump on not overflow)
33	0110	Branch	101	X X X	X X X	Address(dest)	Label	jm (Jump on minus)
34	0110	Branch	110	X X X	X X X	Address(dest)	Label	jnm (jump on not minus)
35	0111	Load	000	X X X	XXX	Address(dest)	nmediate valu	li (Load immediate)
36	0111	Load	001	Base register	X X X	Address(dest)		Ir (Load register)
37	0111	Load	010	Base register	XXX	Address(dest)	Offset	Im (Load base addressed)
38	0111	Load	011	Base register	Index register	Address(dest)	Offset	lx (Load base index addressed)
39	0111	Load	100	Base register	Index register	Address(dest)	Offset	ldn (Load indirect)