
take_branch_i
RTL_AND
immGen_inst
instruction
immGen
branch_target_i
RTL_ADD
RTL_MUX
pc_add_i
PC_ADD
adder_inst
PC_inst
new_PC[31:0]
pc
current_PC[31:0]
ProgramCounter
clk
reset
IROM_inst
read_address[31:0]
Instruction_Memory
IF_ID_Reg
instruction[31:0]
pc[31:0]
IFpipline_Reg
CPU_inst
mem2reg
RegWrite
MemRead
MemWrite
branch
ALUSrc
ALUOp[1:0]
ControlUnit
RegisterMem_inst
address[31:0]
read_data[31:0]
write_data[31:0]
DataMemory
ALUSrc_Mux
M2[31:0]
RegFile_inst
read_reg1[4:0]
read_reg2[4:0]
write_reg[4:0]
write_data[31:0]
read_data1[31:0]
read_data2[31:0]
RegisterFile
MemToReg_Mux
M3[31:0]
ALU_inst
ALU
debug_wb[31:0]