Roll No.

Total No. of Questions: 9]

[Total No. of Printed Pages: 7

(2042)

B.C.A. (CBCS) RUSA IInd Semester Examination

3745

DIGITAL ELECTRONICS

Paper: BCA-0203

Time: 3 Hours]

[Maximum Marks: 70

- Note:— (i) Question No. 1 (Part—A) is compulsory. Attempt four questions choosing one question each from Part—B, C, D and E.
 - (ii) Figures at the right indicate marks.

Part-A

(Compulsory Question)

- 1. (A) Select the correct alternative for MCQs.
 - (i) With forward bias to a pn junction, the width of depletion layer:
 - (a) Increases

CH-712

(1)

Turn Over

Decreases Remains the same (c) None of these (d) A digital circuit that can store only one bit is a: (a) Register NOR gate (b) Flip-flop (c) XOR gate (d) The logical sum of two or more than two logical products is termed as: OR operation (a) **POS** (b) **SOP** (c) NAND operation (d)

(2)

(ii)

(iii)

(iv	Which of the given logic family provide
	minimum power dissipation?
	(a) JFET
	(b) CMOS
	(c) ECL
	(d) TTL
(v)	The number of inputs in a half adder is:
	(a) 8
	(b) 200 asidersv-s to qsm-X A (my) bx = 20
	(c) 11
	(d) 32
(vi)	What is the value to be considered for a
	'don't care condition'?
Olentei	(a) 0
	(b) 1
	(c) Either 0 or 1
	(d) Any number except 0 and 1
CH-712	(3) Turn Over

21(vii) Wh						mar	ny
	out	puts '	imperib ?		TBM.			
	(a)	Mu	ıltiplexe	r	OM DE	(3)		
	(b)	De	multiple	exer	1)	6) '		
	(c)		ounter					
	(d		p-flop		8			
	(viii) A	K-ma	p of n-v	variable	es conta	ins	3.1	
		lls.		- in 1	11			
	(ix) Tl	ne co	ndition	S = I	R = 1	is ca	lled	as
			. condit					
	(x) C	MOŞ	stands	for	0	(E)		1×10=10
(B)	Answer	the 1	followin	g in 2	25 to 5	0 wor	ds :	
	(i) D	escrib	e combi	nation	al circu	iit.		
CH-7	12		(4)			51	T-940

- (ii) Distinguish between TTL and CMOS families.
- (iii) Draw symbol and truth table of OR, NOT and NAND gate.
- (iv) Explain the function of J-K Flip-flop.
- (v) Draw the circuit diagram of an 8-input multiplexer. $4\times5=20$

Part-B

(Unit-I)

10 each

- 2. Discuss in detail Bipolar Junction Transistor and draw its circuit symbol.
- 3. Explain the non-saturated bipolar logic family, ECL in detail.

CH-712

(5)

Turn Over

Part-C

(Unit-II)

- 4. Explain the various laws of Boolean algebra. Also state De-Morgan's theorem with example.
- 5. (a) Discuss 'NAND gates are Universal Gate'.
 - (b) Draw the circuit diagram of NOR gate and also give its truth table.

 6,4

Part-D

(Unit-III)

10 each

6. Simplify the following Boolean function using K-map and draw the circuit for simplified expression:

$$F(W, X, Y, Z) = \sum_{(Y)} (0, 2, 4, 5, 9,$$

11, 14, 15)

7. Explain the SOP form and POS form of simplifying Boolean expression using K-maps.

CH-712

Part-E

(Unit-IV)

10 each

- 8. What is a Flip-flop? Compare the operations of D and T Flip-flops with the help of their truth-table.
- 9. Draw and explain the working of Full Adder Circuit with Truth-table