



Home
The Go Board
FPGA 101
VHDL
Verilog
YouTube Channel
GitHub
Patreon \*NEW\*

The Go Board



Only \$65

**Now Shipping!** 



Search nandland.com:

Search

# **UART, Serial Port, RS-232 Interface**

# Code in both VHDL and Verilog for FPGA Implementation

Do you know how a UART works? If not, first brush up on the <u>basics of UARTs</u> before continuing on. Have you considered how you might sample data with an FPGA? Think about data coming into your FPGA. Data can arrive by itself or it can arrive with a clock. When it arrives with a clock, it is call synchronous. When it arrives without a clock, it is called asynchronous. A UART is an asynchronous interface.

In any asynchronous interface, the first thing you need to know is when in time you should sample (look at) the data. If you do not sample the data at the right time, you might see the wrong data. In order to receive your data correctly, the transmitter and receiver must agree on the **baud rate**. The baud rate is the rate at which the data is transmitted. For example, 9600 baud means 9600 bits per second. The code below uses a generic in VHDL or a parameter in Verilog to determine how many clock cycles there are in each bit. This is how the baud rate gets determined.

The FPGA is continuously sampling the line. Once it sees the line transition from high to low, it knows that a UART data word is coming. This first transition indicates the start bit. Once the beginning of the start bit is found, the FPGA waits for one half of a bit period. This ensures that the middle of the data bit gets sampled. From then on, the FPGA just needs to wait one bit period (as specified by the baud rate) and sample the rest of the data. The figure below shows how the UART receiver works inside of the FPGA. First a falling edge is detected on the serial data line. This represents the start bit. The FPGA then waits until the middle of the first data bit and samples the data. It does this for all eight data bits.



**UART Serial Data Stream** 

The above data stream shows how the code below is structured. The code below uses one Start Bit, one Stop Bit, eight Data Bits, and no parity. Note that the transmitter modules below both have a signal o\_tx\_active. This is used to infer a tristate buffer for half-duplex communication. It is up your specific project requirements if you want to create a half-duplex UART or a full-duplex UART. The code below will work for both!

If you want to simulate your code (and you should) you need to use a <u>testbench</u>. Luckily there is a test bench already created for you! This testbench below exercises both the Transmitter and the Receiver code. It is programmed to work at 115200 baud. Note that this test bench is for simulation only and can not be synthesized into functional FPGA code.

### **VHDL** Implementation:

#### VHDL Receiver (UART\_RX.vhd):

```
2
      -- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
 3
 4
     -- This file contains the UART Receiver. This receiver is able to
 5
     -- receive 8 bits of serial data, one start bit, one stop bit,
 6
     -- and no parity bit. When receive is complete o_rx_dv will be
 7
     -- driven high for one clock cycle.
 8
     -- Set Generic g_CLKS_PER_BIT as follows:
9
10
        g_CLKS_PER_BIT = (Frequency of i_Clk)/(Frequency of UART)
11
         Example: 10 MHz Clock, 115200 baud UART
12
     -- (10000000)/(115200) = 87
13
14
     library ieee;
     use ieee.std_logic_1164.ALL;
15
16
     use ieee.numeric std.all;
17
18
     entity UART_RX is
       generic (
19
20
         g_CLKS_PER_BIT : integer := 115
                                                -- Needs to be set correctly
21
22
       port
23
         i_Clk
                      : in std_logic;
24
          i_RX_Serial : in std_logic;
25
          o_RX_DV
                      : out std_logic;
26
                      : out std_logic_vector(7 downto 0)
          o RX Byte
27
28
     end UART RX;
29
30
31
     architecture rtl of UART_RX is
```

```
32
 33
         type t_SM_Main is (s_Idle, s_RX_Start_Bit, s_RX_Data_Bits,
 34
                              s_RX_Stop_Bit, s_Cleanup);
 35
         signal r_SM_Main : t_SM_Main := s_Idle;
 36
 37
         signal r_RX_Data_R : std_logic := '0';
         signal r_RX_Data : std_logic := '0';
 38
 39
        signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
 40
 41
 42
        signal r_RX_Byte : std_logic_vector(7 downto 0) := (others => '0');
signal r_RX_DV : std_logic := '0';
         signal r_RX_DV
 43
 44
 45
      begin
 46
 47
         -- Purpose: Double-register the incoming data.
 48
         -- This allows it to be used in the UART RX Clock Domain.
 49
         -- (It removes problems caused by metastabiliy)
 50
         p_SAMPLE : process (i_Clk)
 51
         begin
          if rising_edge(i_Clk) then
  r_RX_Data_R <= i_RX_Serial;</pre>
 52
 53
             r_RX_Data <= r_RX_Data_R;
 54
 55
           end if;
 56
         end process p_SAMPLE;
 57
 58
 59
         -- Purpose: Control RX state machine
 60
         p_UART_RX : process (i_Clk)
 61
         begin
 62
           if rising_edge(i_Clk) then
 63
 64
             case r_SM_Main is
 65
               when s_Idle =>
r_RX_DV <= '0';
 66
 67
                 r_Clk_Count <= 0;
 68
 69
                 r_Bit_Index <= 0;
 70
 71
                 if r_RX_Data = '0' then
                                                 -- Start bit detected
 72
                   r_SM_Main <= s_RX_Start_Bit;
 73
                  else
                   r_SM_Main <= s_Idle;
 74
 75
                  end if;
 76
 77
 78
                -- Check middle of start bit to make sure it's still low
 79
               when s_RX_Start_Bit =>
                  if r_Clk_Count = (g_CLKS_PER_BIT-1)/2 then
 80
 81
                    if r_RX_Data = '0' then
                      r_Clk_Count <= 0; -- reset counter since we found the middle
 82
                      r_SM_Main <= s_RX_Data_Bits;
 83
 84
                    else
                     r_SM_Main <= s_Idle;
 85
 86
                    end if;
 87
                  else
                   r_Clk_Count <= r_Clk_Count + 1;
 88
 89
                    r_SM_Main <= s_RX_Start_Bit;
                  end if;
 90
 91
 92
 93
                -- Wait g_CLKS_PER_BIT-1 clock cycles to sample serial data
 94
               when s_RX_Data_Bits =>
                  if r_Clk_Count < g_CLKS_PER_BIT-1 then
  r_Clk_Count <= r_Clk_Count + 1;
  r_SM_Main <= s_RX_Data_Bits;</pre>
 95
 96
 97
 98
                  else
                   r_Clk_Count
 99
                    r_RX_Byte(r_Bit_Index) <= r_RX_Data;
100
101
102
                    -- Check if we have sent out all bits
103
                    if r_Bit_Index < 7 then</pre>
                     r_Bit_Index <= r_Bit_Index + 1;
104
105
                      r_SM_Main <= s_RX_Data_Bits;
106
                    else
                      r_Bit_Index <= 0;
107
108
                      r_SM_Main <= s_RX_Stop_Bit;
109
                    end if;
110
                  end if;
111
112
113
                -- Receive Stop bit. Stop bit = 1
               when s_RX_Stop_Bit =>
114
                  -- Wait g_CLKS_PER_BIT-1 clock cycles for Stop bit to finish
115
                  if r_Clk_Count < g_CLKS_PER_BIT-1 then</pre>
116
117
                   r_Clk_Count <= r_Clk_Count + 1;
                    r_SM_Main <= s_RX_Stop_Bit;
118
119
                 else
                   r_RX_DV
                                 <= '1';
120
```

```
121
                 r_Clk_Count <= 0;
122
                 r_SM_Main <= s_Cleanup;
123
               end if;
124
125
              -- Stay here 1 clock
126
127
              when s_Cleanup =>
128
               r_SM_Main <= s_Idle;
               r_RX_DV <= '0';
129
130
131
132
             when others =>
133
               r SM Main <= s Idle;
134
135
           end case;
136
          end if;
137
        end process p_UART_RX;
138
139
       o_RX_DV <= r_RX_DV;
       o_RX_Byte <= r_RX_Byte;
140
141
     end rtl:
142
```

#### VHDL Transmitter (UART\_TX.vhd):

```
-- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
 3
      -- This file contains the UART Transmitter. This transmitter is able
 4
 5
      -- to transmit 8 bits of serial data, one start bit, one stop bit,
-- and no parity bit. When transmit is complete o_TX_Done will be
 6
 7
      -- driven high for one clock cycle.
 8
 9
      -- Set Generic g_CLKS_PER_BIT as follows:
10
      -- g CLKS PER BIT = (Frequency of i Clk)/(Frequency of UART)
      -- Example: 10 MHz Clock, 115200 baud UART
-- (1000000)/(115200) = 87
11
12
13
      library ieee;
14
      use ieee.std_logic_1164.all;
15
16
      use ieee.numeric_std.all;
17
18
      entity UART_TX is
19
        generic (
          20
21
           );
22
         port (
23
          i_Clk
                         : in std_logic;
          i_TX_DV : in std_logic;
i_TX_Byte : in std_logic_vector(7 downto 0);
24
25
           o_TX_Active : out std_logic;
o_TX_Serial : out std_logic;
26
27
28
           o_TX_Done : out std_logic
29
30
      end UART TX;
31
32
33
      architecture RTL of UART_TX is
34
35
         \label{type t_SM_Main is (s_Idle, s_TX_Start_Bit, s_TX_Data_Bits,} \\
36
                                 s_TX_Stop_Bit, s_Cleanup);
         signal r_SM_Main : t_SM_Main := s_Idle;
37
38
        signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
signal r_TX_Data : std_logic_vector(7 downto 0) := (others => '0');
signal r_TX_Done : std_logic := '0';
39
40
41
42
43
44
      begin
45
46
47
         p_UART_TX : process (i_Clk)
48
49
           if rising_edge(i_Clk) then
50
51
              case r_SM_Main is
52
53
                when s_Idle =>
54
                  o_TX_Active <= '0';
                   o_TX_Serial <= '1';
55
                                                      -- Drive Line High for Idle
                  r_TX_Done <= '0';
r_Clk_Count <= 0;
56
57
                  r_Bit_Index <= 0;
58
59
                   if i_TX_DV = '1' then
60
                     r_TX_Data <= i_TX_Byte;
r_SM_Main <= s_TX_Start_Bit;
61
62
```

```
63
 64
                    r_SM_Main <= s_Idle;
 65
                   end if;
 66
 67
                 -- Send out Start Bit. Start bit = 0
 68
 69
                when s_TX_Start_Bit =>
                  o_TX_Active <= '1';
o_TX_Serial <= '0';
 70
 71
 72
 73
                   -- Wait g_CLKS_PER_BIT-1 clock cycles for start bit to finish
                   if r_Clk_Count < g_CLKS_PER_BIT-1 then
  r_Clk_Count <= r_Clk_Count + 1;</pre>
 74
 75
 76
                     r_SM_Main <= s_TX_Start_Bit;
 77
                   else
                     r_Clk_Count <= 0;
 78
 79
                     r_SM_Main <= s_TX_Data_Bits;
 80
 81
 82
 83
                 -- Wait g_CLKS_PER_BIT-1 clock cycles for data bits to finish
 84
                when s_TX_Data_Bits =>
 85
                   o_TX_Serial <= r_TX_Data(r_Bit_Index);</pre>
 86
 87
                   if r_{Clk}_{Count} < g_{CLKS}_{PER}_{BIT-1} then
                     r_Clk_Count <= r_Clk_Count + 1;
r_SM_Main <= s_TX_Data_Bits;
 88
 89
 90
                   else
                     r_Clk_Count <= 0;
 91
 92
 93
                      -- Check if we have sent out all bits
 94
                     if r_Bit_Index < 7 then</pre>
                       r_Bit_Index <= r_Bit_Index + 1;
r_SM_Main <= s_TX_Data_Bits;
 95
 96
 97
                     else
 98
                       r_Bit_Index <= 0;
                     r_SM_Main <= s_TX_Stop_Bit;
end if;</pre>
 99
100
101
                   end if;
102
103
104
                 -- Send out Stop bit. Stop bit = 1
                when s_TX_Stop_Bit =>
105
                  o_TX_Serial <= '1';
106
107
108
                   -- Wait g_CLKS_PER_BIT-1 clock cycles for Stop bit to finish
                  if r_Clk_Count < g_CLKS_PER_BIT-1 then
  r_Clk_Count <= r_Clk_Count + 1;</pre>
109
110
111
                     r_SM_Main <= s_TX_Stop_Bit;
112
                   else
                     r_TX_Done <= '1';
113
                     r_Clk_Count <= 0;
114
                    r_SM_Main <= s_Cleanup;
115
116
                   end if;
117
118
                 -- Stay here 1 clock
119
                when s_Cleanup =>
  o_TX_Active <= '0';</pre>
120
121
                  r_TX_Done <= '1';
r_SM_Main <= s_Idle;
122
123
124
125
126
                when others =>
127
                   r_SM_Main <= s_Idle;
128
129
              end case;
130
            end if:
         end process p_UART_TX;
131
132
133
         o_TX_Done <= r_TX_Done;
134
      end RTL;
135
```

## VHDL Testbench (UART\_TB.vhd):

```
12
        component uart_tx is
13
14
          generic (
            g_CLKS_PER_BIT : integer := 115 -- Needs to be set correctly
15
16
            );
17
           port (
            i_clk : in std_logic;
i_tx_dv : in std_logic;
i_tx_byte : in std_logic_vector(7 downto 0);
18
           i_clk
19
20
 21
            o_tx_active : out std_logic;
22
            o_tx_serial : out std_logic;
 23
            o_tx_done : out std_logic
24
            );
25
        end component uart_tx;
26
27
        component uart_rx is
28
          generic (
29
            g_CLKS_PER_BIT : integer := 115  -- Needs to be set correctly
30
31
          port (
            i_clk : in std_logic;
i_rx_serial : in std_logic;
32
33
            o_rx_dv : out std_logic;
o_rx_byte : out std_logic_vector(7 downto 0)
 34
35
36
37
        end component uart_rx;
38
39
40
        -- Test Bench uses a 10 MHz Clock
41
        -- Want to interface to 115200 baud UART
42
        -- 10000000 / 115200 = 87 Clocks Per Bit.
43
        constant c_CLKS_PER_BIT : integer := 87;
44
45
        constant c_BIT_PERIOD : time := 8680 ns;
46
                                                              := '0';
47
        signal r_CLOCK
                            : std_logic
        := '0':
48
49
50
        signal w_TX_SERIAL : std_logic;
        signal w_TX_DONE : std_logic;
signal w_RX_DV : std_logic;
signal w_RX_BYTE : std_logic_vector(7 downto 0);
signal r_RX_SERIAL : std_logic := '1';
 51
 52
 53
54
55
56
57
        -- Low-level byte-write
        58
59
60
          signal o_serial : out std_logic) is
61
        begin
62
           -- Send Start Bit
63
64
          o_serial <= '0';
          wait for c_BIT_PERIOD;
65
66
67
            -- Send Data Byte
          for ii in 0 to 7 loop
68
            o_serial <= i_data_in(ii);
wait for c_BIT_PERIOD;</pre>
69
 70
 71
          end loop; -- ii
 72
73
          -- Send Stop Bit
 74
          o_serial <= '1
          wait for c_BIT_PERIOD;
 75
 76
        end UART_WRITE_BYTE;
 77
78
79
      begin
80
81
         -- Instantiate UART transmitter
82
        UART_TX_INST : uart_tx
83
          generic map (
            g_CLKS_PER_BIT => c_CLKS_PER_BIT
84
85
           port map (
86
            i_clk => r_CLOCK,
i_tx_dv => r_TX_DV,
i_tx_byte => r_TX_BYTE,
87
88
89
90
            o_tx_active => open,
91
            o_tx_serial => w_TX_SERIAL,
            o_tx_done => w_TX_DONE
92
93
            );
94
95
         -- Instantiate UART Receiver
96
        UART_RX_INST : uart_rx
97
          generic map (
            g_CLKS_PER_BIT => c_CLKS_PER_BIT
98
99
          port map (
100
```

```
101
            i_clk
                         => r_CLOCK,
102
            i_rx_serial => r_RX_SERIAL,
103
            o rx dv \Rightarrow w RX DV,
            o_rx_byte => w_RX_BYTE
104
105
106
        r_CLOCK <= not r_CLOCK after 50 ns;</pre>
107
108
109
        process is
110
        begin
111
112
           -- Tell the UART to send a command.
113
          wait until rising_edge(r_CLOCK);
114
          wait until rising_edge(r_CLOCK);
          r_TX_DV <= '1';
r_TX_BYTE <= X"AB";
115
116
117
          wait until rising_edge(r_CLOCK);
          r_TX_DV <= '0';
118
119
          wait until w_TX_DONE = '1';
120
121
          -- Send a command to the UART \,
122
123
          wait until rising_edge(r_CLOCK);
124
          UART_WRITE_BYTE(X"3F", r_RX_SERIAL);
125
          wait until rising_edge(r_CLOCK);
126
127
           -- Check that the correct command was received
128
          if w RX BYTE = X"3F" then
           report "Test Passed - Correct Byte Received" severity note;
129
130
           else
131
            report "Test Failed - Incorrect Byte Received" severity note;
132
133
          assert false report "Tests Complete" severity failure;
134
135
136
        end process;
137
138
      end behave:
```

#### **Verilog Implementation:**

#### Verilog Receiver (uart\_rx.v):

```
// File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
 3
     4
    \ensuremath{//} This file contains the UART Receiver. This receiver is able to
    // receive 8 bits of serial data, one start bit, one stop bit,
 6
    // and no parity bit. When receive is complete o_rx_dv will be
 7
    // driven high for one clock cycle.
8
9
    // Set Parameter CLKS_PER_BIT as follows:
    // CLKS_PER_BIT = (Frequency of i_Clock)/(Frequency of UART)
10
11
     // Example: 10 MHz Clock, 115200 baud UART
12
    // (1000000)/(115200) = 87
13
14
    module uart_rx
15
      #(parameter CLKS_PER_BIT)
16
17
       input
                   i Clock,
18
       input
                   i_Rx_Serial,
19
       output
                   o_Rx_DV,
20
       output [7:0] o_Rx_Byte
21
22
23
      parameter s_IDLE
                             = 3'b000;
      parameter s_RX_START_BIT = 3'b001;
24
25
      parameter s_RX_DATA_BITS = 3'b010;
26
      parameter s_RX_STOP_BIT = 3'b011;
      parameter s_CLEANUP
27
                              = 3'b100;
28
29
      reg
                    r_Rx_Data_R = 1'b1;
30
                    r_Rx_Data = 1'b1;
      reg
31
32
      reg [7:0]
                    r_Clock_Count = 0;
                    r_Bit_Index = 0; //8 bits total
33
      reg [2:0]
34
                                 = 0;
      reg [7:0]
                    r_Rx_Byte
35
      reg
                    r_Rx_DV
                                 = 0;
36
      reg [2:0]
                    r_SM_Main
                                 = 0;
37
38
      // Purpose: Double-register the incoming data.
39
      // This allows it to be used in the UART RX Clock Domain.
40
      // (It removes problems caused by metastability)
41
      always @(posedge i_Clock)
42
        begin
43
          r_Rx_Data_R <= i_Rx_Serial;</pre>
```

```
44
            r_Rx_Data <= r_Rx_Data_R;
 45
 46
 47
 48
        // Purpose: Control RX state machine
 49
        always @(posedge i_Clock)
 50
          begin
 51
 52
            case (r_SM_Main)
 53
              s_IDLE :
 54
                begin
                  r_Rx_DV <= 1'
r_Clock_Count <= 0;
 55
                                <= 1'b0;
 56
                  r_Bit_Index <= 0;
 57
 58
 59
                  if (r_Rx_Data == 1'b0)
                                                    // Start bit detected
 60
                     r_SM_Main <= s_RX_START_BIT;
 61
 62
                     r_SM_Main <= s_IDLE;
 63
 64
 65
              // Check middle of start bit to make sure it's still low
 66
               s_RX_START_BIT :
 67
                begin
 68
                   if (r_Clock_Count == (CLKS_PER_BIT-1)/2)
 69
                     begin
 70
                       if (r_Rx_Data == 1'b0)
 71
                         begin
 72
                           r_Clock_Count <= 0; // reset counter, found the middle
 73
                           r_SM_Main
                                      <= s_RX_DATA_BITS;
 74
                         end
 75
                       else
 76
                         r_SM_Main <= s_IDLE;
 77
                     end
 78
                  else
 79
                     begin
 80
                       r_Clock_Count <= r_Clock_Count + 1;</pre>
 81
                       r_SM_Main
                                     <= s_RX_START_BIT;
 82
                     end
 83
                end // case: s_RX_START_BIT
 84
 85
 86
              // Wait CLKS_PER_BIT-1 clock cycles to sample serial data
 87
              s_RX_DATA_BITS :
 88
                begin
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
 89
 90
                     begin
 91
                       r_Clock_Count <= r_Clock_Count + 1;
 92
                       r_SM_Main <= s_RX_DATA_BITS;
 93
                     end
 94
                   else
 95
                     begin
                       r_Clock_Count
 96
                                              <= 0;
                       r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;</pre>
 97
 98
 99
                       // Check if we have received all bits
100
                       if (r_Bit_Index < 7)</pre>
101
                         begin
                           r_Bit_Index <= r_Bit_Index + 1;
102
103
                           r_SM_Main <= s_RX_DATA_BITS;
104
                         end
105
                       else
106
                         begin
107
                          r_Bit_Index <= 0;
108
                           r_SM_Main <= s_RX_STOP_BIT;
109
                         end
110
                     end
                end // case: s_RX_DATA_BITS
111
112
113
114
              // Receive Stop bit. Stop bit = 1
              s_RX_STOP_BIT :
115
116
                begin
117
                   // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
118
119
                     begin
120
                       r_Clock_Count <= r_Clock_Count + 1;</pre>
121
                       r_SM_Main
                                   <= s_RX_STOP_BIT;
122
                     end
123
                   else
124
                     begin
                      r_Rx_DV
125
                                    <= 1'b1:
                       r_Clock_Count <= 0;
126
                                    <= s_CLEANUP;
127
                       r_SM_Main
128
                     end
129
                end // case: s_RX_STOP_BIT
130
131
              // Stay here 1 clock
132
```

```
133
              s_CLEANUP :
134
                begin
                  r_SM_Main <= s_IDLE;
135
                  r_Rx_DV <= 1'b0;
136
137
                end
138
139
140
              default :
141
                r_SM_Main <= s_IDLE;
142
143
            endcase
144
          end
145
        assign o_Rx_DV = r_Rx_DV;
146
        assign o_Rx_Byte = r_Rx_Byte;
147
148
149
      endmodule // uart_rx
```

#### Verilog Transmitter (uart tx.v):

```
// File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
     3
 4
 5
     // to transmit 8 bits of serial data, one start bit, one stop bit,
 6
     // and no parity bit. When transmit is complete o_Tx_done will be
 7
     // driven high for one clock cycle.
8
9
     // Set Parameter CLKS_PER_BIT as follows:
     // CLKS_PER_BIT = (Frequency of i_Clock)/(Frequency of UART)
10
     // Example: 10 MHz Clock, 115200 baud UART
11
12
     // (1000000)/(115200) = 87
13
14
     module uart_tx
15
      #(parameter CLKS PER BIT)
16
                   i_Clock,
17
       input
18
        input
                   i_Tx_DV,
       input [7:0] i_Tx_Byte,
19
20
        output
                  o_Tx_Active,
21
       output reg o_Tx_Serial,
22
       output
                 o_Tx_Done
23
       );
24
25
      parameter s_IDLE
                           = 3'b000;
       parameter s_TX_START_BIT = 3'b001;
26
      parameter s_TX_DATA_BITS = 3'b010;
27
28
      parameter s_TX_STOP_BIT = 3'b011;
29
      parameter s_CLEANUP
                              = 3'b100;
30
31
      reg [2:0]
                   r_SM_Main
                              = 0;
32
      reg [7:0]
                   r_Clock_Count = 0;
                   r_Bit_Index = 0;
33
      reg [2:0]
                   r_Tx_Data
34
      reg [7:0]
                                = 0;
35
      reg
                   r_Tx_Done
                                = 0:
36
                   r_Tx_Active = 0;
      reg
37
38
      always @(posedge i_Clock)
39
        begin
40
          case (r_SM_Main)
s_IDLE :
41
42
43
              begin
                            <= 1'b1;
<= 1'b0;
44
               o_Tx_Serial
                                              // Drive Line High for Idle
                r_Tx_Done
45
                r Clock Count <= 0;
46
                r_Bit_Index <= 0;
47
48
                if (i_Tx_DV == 1'b1)
49
50
                  begin
51
                    r_Tx_Active <= 1'b1;
                    r_Tx_Data <= i_Tx_Byte;
r_SM_Main <= s_TX_START_BIT;
52
53
54
                  end
55
                else
                  r_SM_Main <= s_IDLE;
56
57
              end // case: s_IDLE
58
59
60
            // Send out Start Bit. Start bit = 0
61
            s_TX_START_BIT :
62
              begin
                o_Tx_Serial <= 1'b0;
63
64
65
                // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
66
                if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
67
                  begin
```

```
68
                      r_Clock_Count <= r_Clock_Count + 1;</pre>
 69
                      r_SM_Main <= s_TX_START_BIT;
 70
                    end
 71
                  else
 72
                    begin
 73
                      r_Clock_Count <= 0;
 74
                      r_SM_Main <= s_TX_DATA_BITS;
 75
                    end
 76
                end // case: s_TX_START_BIT
 77
 78
 79
              // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
 80
              s_TX_DATA_BITS :
 81
                begin
 82
                  o_Tx_Serial <= r_Tx_Data[r_Bit_Index];</pre>
 83
 84
                  if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
 85
                    begin
                      86
 87
 88
                    end
 89
                  else
 90
                    begin
 91
                      r_Clock_Count <= 0;
 92
 93
                       // Check if we have sent out all bits
 94
                      if (r_Bit_Index < 7)</pre>
 95
                        begin
 96
                          r_Bit_Index <= r_Bit_Index + 1;
 97
                           r_SM_Main <= s_TX_DATA_BITS;</pre>
 98
                         end
 99
                      else
100
                        begin
                          r_Bit_Index <= 0;
101
102
                          r_SM_Main <= s_TX_STOP_BIT;
103
                        end
                    end
104
                end // case: s_TX_DATA_BITS
105
106
107
108
              // Send out Stop bit. Stop bit = 1
              s_TX_STOP_BIT :
109
110
                begin
                  o_Tx_Serial <= 1'b1;
111
112
113
                   // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
114
                  if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
115
116
                      r_Clock_Count <= r_Clock_Count + 1;
117
                      r_SM_Main
                                  <= s_TX_STOP_BIT;
118
                    end
                  else
119
120
                    begin
121
                      r_Tx_Done
                                    <= 1'b1;
122
                      r_Clock_Count <= 0;
123
                      r_SM_Main <= s_CLEANUP;
                      r_Tx_Active <= 1'b0;
124
125
                    end
126
                end // case: s_Tx_STOP_BIT
127
128
129
              // Stay here 1 clock
130
              s CLEANUP :
131
                begin
                  r_Tx_Done <= 1'b1;
r_SM_Main <= s_IDLE;
132
133
                end
134
135
136
137
              default :
138
                r_SM_Main <= s_IDLE;
139
140
            endcase
141
          end
142
143
        assign o_Tx_Active = r_Tx_Active;
144
        assign o_Tx_Done = r_Tx_Done;
145
146
      endmodule
```

## Verilog Testbench (uart\_tb.v):

```
// It sends out byte 0xAB over the transmitter
7
     // It then exercises the receive by receiving byte 0x3F
8
      timescale 1ns/10ps
9
     `include "uart_tx.v"
`include "uart_rx.v"
10
11
12
13
     module uart_tb ();
14
15
        // Testbench uses a 10 MHz clock
       // Want to interface to 115200 baud UART
16
       // 10000000 / 115200 = 87 Clocks Per Bit.
parameter c_CLOCK_PERIOD_NS = 100;
17
18
        parameter c_CLKS_PER_BIT = 87;
19
20
       parameter c_BIT_PERIOD
                                       = 8600;
21
22
       reg r_Clock = 0;
23
       reg r_Tx_DV = 0;
24
       wire w_Tx_Done;
25
       reg [7:0] r_Tx_Byte = 0;
       reg r_Rx_Serial = 1;
26
27
       wire [7:0] w_Rx_Byte;
28
29
30
        // Takes in input byte and serializes it
       task UART_WRITE_BYTE;
input [7:0] i_Data;
31
32
33
          integer
                       ii;
34
          begin
35
36
            // Send Start Bit
37
            r_Rx_Serial <= 1'b0;
38
            #(c_BIT_PERIOD);
39
            #1000;
40
41
42
            // Send Data Byte
43
            for (ii=0; ii<8; ii=ii+1)
44
              begin
45
                 r_Rx_Serial <= i_Data[ii];</pre>
46
                 #(c_BIT_PERIOD);
47
              end
48
49
            // Send Stop Bit
50
            r_Rx_Serial <= 1'b1;
            #(c_BIT_PERIOD);
51
52
           end
53
        endtask // UART_WRITE_BYTE
54
55
       uart_rx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_RX_INST
56
57
          (.i_Clock(r_Clock),
58
           .i_Rx_Serial(r_Rx_Serial),
59
           .o_Rx_DV(),
60
           .o_Rx_Byte(w_Rx_Byte)
61
62
       uart_tx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_TX INST
63
          (.i_Clock(r_Clock),
64
65
           .i_Tx_DV(r_Tx_DV),
66
           .i_Tx_Byte(r_Tx_Byte),
67
           .o_Tx_Active(),
68
           .o_Tx_Serial(),
69
           .o_Tx_Done(w_Tx_Done)
70
           );
71
72
73
        always
74
          #(c_CLOCK_PERIOD_NS/2) r_Clock <= !r_Clock;</pre>
75
76
77
        // Main Testing:
78
        initial
79
          begin
80
81
            // Tell UART to send a command (exercise Tx)
82
            @(posedge r_Clock);
83
            @(posedge r_Clock);
            r_Tx_DV <= 1'b1;
r_Tx_Byte <= 8'hAB;
84
85
            @(posedge r_Clock);
r_Tx_DV <= 1'b0;</pre>
86
87
88
            @(posedge w_Tx_Done);
89
90
            // Send a command to the UART (exercise Rx)
91
            @(posedge r_Clock);
92
            UART_WRITE_BYTE(8'h3F);
93
            @(posedge r_Clock);
94
```

## Help Me Make Great Content! Support me on Patreon! Buy a Go Board!

Content cannot be re-hosted without author's permission. (contact me)

Help me to make great content! Support me on Patreon!