

## Finite State Machine (FSM) Vending Machine — Schematic / Block Diagram

**Author: Abid Ahmad**

B.S. in Electrical & Computer Engineering, Wayne State University

Board: Digilent Nexys A7 (Artix-7 100T, XC7A100T-1CSG324C)

Tools: Verilog HDL, Vivado Design Suite

### **Highlights:**

- Clean RTL partition: Clock Divider (human-visible timing) → FSM Core → Disp\_Hex\_Mux (7-seg)
- Clear signal flow: coins/reset → credit accumulate → vend decision → display/dispense
  - Credit ladder: \$0.25 → \$0.50 → \$0.75 with combo logic at \$0.75
  - Explicit IDLE, accumulate, vend/dispense, and return-to-idle paths
  - Hardware-verified on FPGA; behavior matched simulation timing

### **Diagram Notes:**

- Moore-style outputs for stable indicators (e.g., display updates, dispense pulse shaping)
  - Inputs (c0, c1, c2) treated as coin pulses; purchase button ch\_a sampled on clock
  - Reset returns system to a safe IDLE state; invalid/overlap inputs handled gracefully
- Display path: FSM nibbles → Disp\_Hex\_Mux → anodes/segments (time-multiplexed)

