# Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs

# **Introduction to Multi-Core System**

- Integration of multiple processor cores on a single chip.
  - To provide a cheap parallel computer solution.
  - To increase the computation power to PC platform.
- Multi-core processor is a special kind of multiprocessors:
  - All processors are on the same chip also called Chip Multiprocessor.
  - MIMD: Different cores execute different codes (threads) operating on different data.
  - A shared memory multiprocessor: all cores share the same memory via some cache organization.

Zebo Peng, IDA, LiTH


2


# Why Multi-Core?


- Limitations of single core architectures:
  - High power consumption due to high clock rates (2-3% power increase per 1% performance increase).
  - Heat generation (cooling is expensive).
  - Limited parallelism (Instruction Level Parallelism only).
  - Design time and complexity increased due to complex methods to increase ILP.
- Many new applications are multithreaded, suitable for multi-core.
  - Ex. Multimedia applications.
- General trend in computer architecture (shift towards more parallelism).
- Much faster cache coherency circuits, in a single chip.
- Smaller in physical size than SMP.

🔪 Zebo Peng, IDA, LiTH

3








# **Innovations on Intel's Polaris**

- Rapid design The tiled-design approach allows designers to use smaller cores that can easily be repeated across the chip.
- Network-on-a-chip The cores are connected in a 2D mesh network that implement message-passing. This scheme is much more scalable.
- Fine-grain power management The individual compute engines and data routers in each core can be activated or put to sleep based on the performance required by the applications.

Zebo Peng, IDA, LiTH



# **Thread-Level Parallelism (TLP)**

- This is parallelism on a more coarser scale than instruction-level parallelism (ILP).
- Instruction stream divided into smaller streams (threads) to be executed in parallel.
- Thread has its own instructions and data.
  - May be part of a parallel program or independent programs.
  - Each thread has all state (instructions, data, PC, etc.) needed to execute.
- Single-core superscalar processors cannot fully exploit TLP.
- Multi-core architectures can exploit TLP efficiently.
  - Use multiple instruction streams to improve the throughput of computers that run several programs.
- TLP are more cost-effective to exploit than ILP.

Zebo Peng, IDA, LiTH

11

TDTS 08 - Lecture 11

#### **Threads vs. Processes**

- Process: an instance of a program running on a computer.
  - Resource ownership.
    - Virtual address space to hold process image including program, data, stack, and attributes.
  - Execution of a process follows a path though the program.
  - Process switch an expensive operation due to the need to save the control data and register contents.
- Thread: a dispatchable unit of work within a process.
  - Interruptible: processor can turn to another thread.
  - All threads within a process share code and data segments.
  - Thread switch is usually much less costly than process switch.

Zebo Peng, IDA, LiTH


12

# **Multithreading Approaches**

- Interleaved (fine-grained)
  - Processor deals with several thread contexts at a time.
  - Switching thread at each clock cycle (hardware need).
  - If a thread is blocked, it is skipped.
  - Hide latency of both short and long pipeline stalls.
- Blocked (coarse-grained)
  - Thread executed until an event causes delay (e.g., cache miss).
  - Relieves the need to have very fast thread switching.
  - No slow down for ready-to-go threads.
- Simultaneous (SMT)
  - Instructions simultaneously issued from multiple threads to execution units of <u>superscalar</u> processor.
- Chip multiprocessing
  - Each processor handles separate threads.

Zebo Peng, IDA, LiTH

13




# **Scalar Processor Approaches**

- Single-threaded scalar
  - Simple pipeline and no multithreading.
- Interleaved multithreaded scalar
  - Easiest multithreading to implement.
  - Switch threads at each clock cycle.
  - Pipeline stages kept close to fully occupied.
  - Hardware needs to switch thread context between cycles.
- Blocked multithreaded scalar
  - Thread executed until latency event occurs to stop the pipeline.
  - Processor switches to another thread.

Zebo Peng, IDA, LiTH

15




## **Multi-Instruction Processors**

- Superscalar
  - No multithreading.
- Interleaved multithreading superscalar:
  - Each cycle, as many instructions as possible issued from single thread.
  - Delays due to thread switches eliminated.
  - Number of instructions issued in a cycle is limited by dependencies.
- Blocked multithreaded superscalar
  - Instructions from one thread are executed at a time.
  - Blocked multithreading used.

Zebo Peng, IDA, LiTH


17





# **Multi-Instruction Processors (2)**

- Very long instruction word (VLIW)
  - Multiple instructions in single word.
  - Constructed by at compilation time.
  - Operations executed in parallel give in the same word.
  - May pad with no-ops.
- Interleaved multithreading VLIW
  - Similar efficiencies to interleaved multithreading on superscalar architecture.
- Blocked multithreaded VLIW
  - Similar efficiencies to blocked multithreading on superscalar architecture.

Zebo Peng, IDA, LiTH 19 TDTS 08 – Lecture 11








# **Programming for Multi-Core**

- There must be many threads or processes:
  - Multiple applications running on the same machine.
    - Multi-tasking is becoming very common.
    - OS software tends to run many threads as a part of its normal operation.
  - An application may also have multiple threads.
    - In most cases, it must be specifically written.
- OS scheduler should map the threads to different cores, in order to balance the work load or to avoid hot spots due to heat generation.


Zebo Peng, IDA, LiTH 23 TDTS 08 – Lecture 11





# Graphics Processing Unit — Why? Graphics applications are: Rendering of 2D or 3D images with complex optical effects; Highly computation intensive; Massively parallel; Data stream based. General purpose processors (CPU) are: Designed to handle huge data volumes; Serial, one operation at a time; Control flow based; High flexible, but not very well adapted to graphics.


TDTS 08 - Lecture 11


Zebo Peng, IDA, LiTH











# **General Purpose GPUs**

Question: Can we use GPUs for non-graphics tasks?

- Answer: Yes!
  - They're incredibly fast and awesome.
- Answer: Maybe
  - They're fast, but hard to program.
- Answer: Not really
  - My algorithm runs slower on the GPU than on the CPU.
- Answer: No
  - I need more precision/memory/synchronization/other.


Zebo Peng, IDA, LiTH

31

TDTS 08 - Lecture 11


## **GPU Instruction Bandwidth**

- GPU compute units fetch 1 instruction per cycle, and share it with 8 processor cores.
  - SIMD (AMD GPU = 4-way; Intel's Larabee = 16-way).
- What if they don't all want the same instruction?
  - Divergent execution.



Zebo Peng, IDA, LiTH

32




#### **CPU vs. GPU Architecture**

- GPUs are throughput-optimized
  - Each thread may take a long time, but thousands of threads
- CPUs are latency-optimized
  - Each thread runs as fast as possible, but only a few threads
- GPUs have hundreds of simple cores
- CPUs have a few massive cores
- GPUs excel at regular math-intensive work
  - Lots of ALUs for math, little hardware for control
- CPUs excel at irregular control-intensive work
  - Lots of hardware for control, few ALUs

🗽 Zebo Peng, IDA, LiTH

34




#### **GPU Architecture Features**

- Massively Parallel, 1000s of processors (today).
- Power Efficient:
  - Fixed Function Hardware = area & power efficient.
  - Lack of speculation. More processing, less leaky cache.
- Memory Bandwidth:
  - Memory Bandwidth is limited in CPU.
  - GPU is not dependent on large caches for performance.
- Computing power = Frequency \* Transistors
  - (Moore's law)<sup>2</sup>.
  - GPUs: 1.7X (pixels) to 2.3X (vertices) annual growth.
  - CPUs: 1.4X annual growth.

Zebo Peng, IDA, LiTH

36



#### **CUDA**

- CUDA = Computer Unified Device Architecture.
- A scalable <u>parallel programming model</u> and a software environment for parallel computing.
  - Minimal extensions to familiar C/C++ environment;
  - Heterogeneous serial-parallel programming model.
- It enables general-purpose GPU computing
  - It also maps well to multi-core CPUs.
- It enables heterogeneous systems (i.e., CPU+GPU)
  - CPU good at serial computation, GPU at parallel.
- GPU with CUDA bring parallel computing to the masses.
  - Over 85,000,000 CUDA-capable GPUs sold.

Zebo Peng, IDA, LITH 38 TDTS 08 – Lecture 11

#### **CUDA Features**

- CUDA is a powerful parallel programming model
  - Scalable hierarchical thread execution model.
- Threads:
  - GPU threads are extremely light-weight, with little creation overhead.
  - GPU needs 1000s of threads for full efficiency.
  - Multi-core CPU needed only a few.
- GPU/CUDA address all three levels of parallelism:
  - Thread parallelism;
  - Data parallelism;
  - Task parallelism.

Zebo Peng, IDA, LiTH

39

TDTS 08 - Lecture 11

# **Summary**

- All computers are now parallel computers!
- Multi-core processors represent an important new trend in computer architecture.
  - Decreased power consumption and heat generation.
  - Minimized wire lengths and interconnect latencies.
- They enable true thread-level parallelism with great energy efficiency and scalability.
- Graphics requires a lot of computation and a huge amount of bandwidth — GPUs.
- GPUs are coming to general purpose computing, since they deliver huge performance with small power.
- Massively parallel computing are becoming a commodity technology.

Zebo Peng, IDA, LiTH

40