|  |  |  |  |
| --- | --- | --- | --- |
|  | **INDEX** |  |  |
|  | **VERILOG** |  |  |
| Sno. | program | date | page no. |
| 1 | IMPLEMENTATION OF AND GATE |  | 1 |
| 2 | IMPLEMENTATION OF HALF ADDER |  | 3 |
| 3 | IMPLEMENTATION OF FULL ADDER |  | 5 |
| 4 | IMPLEMENTATION OF 4 BIT ADDER |  | 7 |
| 5 | IMPLEMENTATION OF 2X1 MUX |  | 9 |
| 6 | IMPLEMENTATION OF 4X1 MUX |  | 11 |
| 7 | IMPLEMENTATION OF 1X2 DEMUX |  | 13 |
| 8 | IMPLEMENTATION OF 1X4 DEMUX |  | 15 |
| 9 | IMPLEMENTATION OF 2X4 DECODER |  | 17 |
| 10 | IMPLEMENTATION OF 3X8 DECODER |  | 19 |
| 11 | IMPLEMENTATION OF SR FLIP FLOP |  | 21 |
| 12 | IMPLEMENTATION OF T FLIPFLOP |  | 23 |
|  |  |  |  |
|  | **DATAFLOW LEVEL** |  |  |
| 13 | IMPLEMENTATION OF 4 BIT ADDER |  | 25 |
| 14 | IMPLEMENTATION OF BCD ADDER |  | 27 |
|  |  |  |  |
|  | **BEHAVIORAL LEVEL** |  |  |
| 15 | IMPLEMENTATION OF AND GATE |  | 29 |
| 16 | IMPLEMENTATION OF D FLIPFLOP |  | 31 |
|  |  |  |  |
|  | **SWITCH LEVEL** |  |  |
| 17 | IMPLEMENTATION OF INVERTER |  | 33 |
|  |  |  |  |
|  | **VHDL** |  |  |
| 18 | IMPLEMENTATION OF A FUNCTION |  | 35 |
| 19 | IMPLEMENTATION OF 2X1 MUX |  | 37 |
| 20 | IMPLEMENTATION OF D FLIPFLOP |  | 39 |
| 21 | IMPLEMENTATION OF 1 BIT ADDER |  | 41 |
| 22 | IMPLEMENTATION OF 4 BIT ADDER |  | 45 |
|  |  |  |  |
|  |  |  |  |