```
*****************
* LOAD AND STORE INSTRUCTIONS [op-code : 00] *
15___13____10____7__
                            __5_
|0|0| |i|n|s| |d|s|t| |a|dd| |s|r|c1| |s|r|c2|
                                                      [LOAD]
ins : Indicator whether the it is a Load or Store instruction
dst : Destination operand
add : Addressing Mode for the 2nd operand src1 : Source operand 1 src2 : Source operand 2
             10
|0|0| |0|1|0| |s|r|c| |a|dd| |d|s|t1| |d|s|t2|
                                                      [STORE]
      : Indicator whether the it is a Load or Store instruction
ins
      : Source Register
src
add : Addressing Mode for the 2nd operand dst1 : Destination operand 1 dst2 : Destination operand 2
>>Load Immediate
                                       (li)
             10
                      7
|0|0| |0|0|1| |d|s|t| |0|0| |||| |||
     IMMEDIATE
li Ra, #100
MAB <- PC
              (tbP<-1,wMAB<-1)
MDB <- M[MAB] (wMDB<-1)
Ra <- MDB
               (tbMDB<-1, tbB<-1, wD<-1)
PC <- PC+1
              (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Load Register
                                      (lr)
_____
15 13 10
                     7
|0|0| |0|0|1| |d|s|t| |0|1| |s|r|c1| |||
lr Ra, Rb
R < - Rb \ (tbD2 < -1, wR < -1)
Ra <- R (tbR<-1, wD<-1)
>>Load with Base Indexed Addressing (lx)
```

```
10 7 5
|0|0| |0|0|1| |d|s|t| |1|0| |s|r|c1| |s|r|c2|
      IMMEDIATE
lx Ra, 10( Rb, Rc)
MAB <- PC
              (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
R <- MDB
                (tbDB<-1, wR<-1)
T < -R + Rb
                (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
              (tbD3<-1, wR<-1)
MAB < - T + R
               (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB] (wMDB<-1)
Ra <- MDB
                (tbMDB<-1, tbB<-1, wD<-1)
PC <- PC+1
                (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Load with Memory Indirect Addressing (ldn)
15 13 __10____
|0|0| |0|0|1| |d|s|t| |1|1| |s|r|c1| |s|r|c2|
             IMMEDIATE
ldn Ra, @10( Rb, Rc)
MAB <- PC
                (tbP<-1,wMAB<-1)
              (wMDB<-1)
MDB <- M[MAB]
R <- MDB (tbDB<-1, wn>-,
T <- R + Rb (tbD2<-1, tbA<-1, wT<-1)
R \leftarrow Rc (tbD3<-1, wR<-1) MAB <- T + R (tbT<-1, tbA<-1, wMAB<-1)
MDB \leftarrow M[MAB] \quad (wMDB \leftarrow 1)
MAB <- MDB
                (tbMDB<-1, tbB<-1, wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
                (tbMDB<-1, tbB<-1, wD<-1)
Ra <- MDB
PC <- PC+1
                (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Store with Base Indexed Addressing
15 13 10 7
                           5
|0|0| |0|1|0| |s|r|c| |1|0| |d|s|t1| |d|s|t2|
                IMMEDIATE
stx - 5(Rb), Rc
MAB <- PC
                (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
R <- MDB
                (tbDB<-1, wR<-1)
MAB < - R + Rb
                (tbA<-1, wMAB<-1, tbD2<-1)
MDB <- Rc
                (tbD3<-1, xMDB<-01, wMDB<-1)
```

```
PC <- PC+1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
```

```
>>Store with Memory Indirect Addressing (sdn)
```

```
| IMMEDIATE |
```

sdn @-5(Rb), Rc

```
MAB <- PC
                 (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
R <- MDB
                 (tbDB<-1, wR<-1)
MAB < - R + Rb
                 (tbA<-1, wMAB<-1, tbD2<-1)
MDB <- M[MAB]
                 (wMDB < -1)
                 (tbMDB<-1, tbB<-1, wMAB<-1)
MAB <- MDB
MDB <- Rc
                 (tbD3<-1, xMDB<-01, wMDB<-1)
PC <- PC+1
                 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
```

ins : Signifies the ALU Operation

dst : Destination operand

add : Addressing Mode for the 2nd operand

src1 : Source operand 1
src2 : Source operand 2

```
>>Add Immediate (addi)
```

```
| IMMEDIATE |
```

addi Ra, #5

```
>>Add Register
                                       (addr)
             10
|0|1| |0|0|0| |d|s|t| |0|1| |s|r|c| |||
addr Ra, Rb
R <- Ra
               (tbD2<-1, wR<-1)
Ra <- R+Rb
               (tbD3<-1, tbA<-1, wD<-1)
>>Add with Base Indexed Addressing (addx)
     13
             10
|0|1| |0|0|0| |d|s|t| |1|0| |s|r|c1| |s|r|c2|
               IMMEDIATE
addx Ra, 10( Rb, Rc)
MAB <- PC
               (tbP<-1,wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
R <- MDB
               (tbDB<-1, wR<-1)
               (tbD2<-1, tbA<-1, wT<-1)
T < - R + Rb
R <- Rc
               (tbD3<-1, wR<-1)
MAB <- T + R
               (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
R <- Ra
               (tbD2<-1, wR<-1)
Ra < - R + MDB
               (tbMDB<-1, tbA<-1, wD<-1)
PC <- PC+1
               (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Add with Memory Indirect Addressing (addn)
_____
         10
|0|1| |0|0|0| |d|s|t| |1|1| |s|r|c1| |s|r|c2|
               IMMEDIATE
addn Ra, @10( Rb, Rc)
MAB <- PC
               (tbP<-1,wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
R <- MDB
               (tbDB<-1, wR<-1)
T < - R + Rb
               (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
               (tbD3<-1, wR<-1)
MAB < - T + R
               (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
MAB <- MDB
               (tbMDB<-1, tbB<-1, wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
                (tbD2<-1, wR<-1)
R <- Ra
               (tbMDB<-1, tbA<-1, wD<-1)
Ra < - R + MDB
```

```
PC <- PC+1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
```

```
>>Subtract Immediate (subi)
```

```
| IMMEDIATE |
```

subi Ra, #5

subr Ra, Rb

$$R \leftarrow Ra$$
 (tbD2<-1, wR<-1)
 $Ra \leftarrow R - Rb$ (tbD3<-1, tbA<-1, wD<-1)

>>Subtract with Base Indexed Addressing (subx)

subx Ra, 10(Rb, Rc)

```
MAB <- PC
                 (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
R <- MDB
                (tbDB<-1, wR<-1)
T < - R + Rb
               (tbD2<-1, tbA<-1, wT<-1)
R \leftarrow Rc (tbD3<-1, wR<-1) MAB <- T + R (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
R <- Ra
                (tbD2<-1, wR<-1)
Ra \leftarrow R - MDB (tbMDB<-1, tbA<-1, wD<-1)
PC <- PC+1
                 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
```

>>Subtract with Memory Indirect Addressing (subn)

```
7 5
            10
|0|1| |0|0|1| |d|s|t| |1|1| |s|r|c1| |s|r|c2|
       IMMEDIATE
subn Ra, @10( Rb, Rc)
MAB <- PC
               (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
R <- MDB
                (tbDB<-1, wR<-1)
T <- R + Rb
                (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
               (tbD3<-1, wR<-1)
MAB < - T + R
               (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB] (wMDB<-1)
MAB <- MDB
                (tbMDB<-1, tbB<-1, wMAB<-1)
MDB <- M[MAB] (wMDB<-1)
                (tbD2<-1, wR<-1)
R <- Ra
Ra <- R - MDB (tbMDB<-1, tbA<-1, wD<-1)
PC <- PC+1
                (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>AND Immediate
                                         (andi)
      13 10
                      7
|0|1| |0|1|0| |d|s|t| |0|0| |||| |||
       IMMEDIATE
andi Ra, #5
\begin{array}{lll} R & <- & Ra & (tbD2<-1, wR<-1) \\ MAB & <- & PC & (tbP<-1, wMAB<-1) \end{array}
MDB <- M[MAB]
                (wMDB < -1)
Ra \leftarrow MDB \& R \quad (tbMDB \leftarrow 1, tbA \leftarrow 1, wD \leftarrow 1)
>>AND Register
                                         (andr)
15 13 10
|0|1| |0|1|0| |d|s|t| |0|1| |s|r|c| |||
andr Ra, Rb
R <- Ra
              (tbD2<-1, wR<-1)
Ra <- R \& Rb (tbD3<-1, tbA<-1, wD<-1)
>>AND with Base Indexed Addressing (andx)
      13 10
|0|1| |0|1|0| |d|s|t| |1|0| |s|r|c1| |s|r|c2|
                IMMEDIATE
```

```
andx Ra, 10( Rb, Rc)
MAB <- PC
                 (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
R <- MDB
                 (tbDB<-1, wR<-1)
T < - R + Rb
                 (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
                 (tbD3<-1, wR<-1)
MAB < - T + R
                 (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
R <- Ra
                 (tbD2<-1, wR<-1)
Ra <- R & MDB
                 (\mathsf{tbMDB} < -1, \mathsf{tbA} < -1, \mathsf{wD} < -1)
PC <- PC+1
                 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>AND with Memory Indirect Addressing (andn)
      13
               10
|0|1| |0|1|0| |d|s|t| |1|1| |s|r|c1| |s|r|c2|
                 IMMEDIATE
andn Ra, @10( Rb, Rc)
MAB <- PC
                 (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
R <- MDB
                 (tbDB<-1, wR<-1)
                 (tbD2<-1, tbA<-1, wT<-1)
T < - R + Rb
                 (tbD3<-1, wR<-1)
R <- Rc
                 (tbT<-1, tbA<-1, wMAB<-1)
MAB < - T + R
MDB <- M[MAB]
                 (wMDB < -1)
MAB <- MDB
                 (tbMDB<-1, tbB<-1, wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
R <- Ra
                 (tbD2<-1, wR<-1)
Ra <- R & MDB
                 (tbMDB<-1, tbA<-1, wD<-1)
PC <- PC+1
                 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>OR Immediate
                                           (ori)
15 13
               10
|0|1| |0|1|1| |d|s|t| |0|0| |||| |||
               IMMEDIATE
ori Ra, #5
R <- Ra
                 (tbD2<-1, wR<-1)
MAB <- PC
                 (tbP<-1,wMAB<-1)
MDB <- M[MAB]
                 (wMDB < -1)
Ra \leftarrow MDB \mid R \quad (tbMDB \leftarrow 1, tbA \leftarrow 1, wD \leftarrow 1)
>>OR Register
                                           (orr)
```

```
10
|0|1| |0|1|1| |d|s|t| |0|1| |s|r|c| ||||
orr Ra, Rb
R <- Ra
             (tbD2<-1, wR<-1)
Ra <- R | Rb
               (tbD3<-1, tbA<-1, wD<-1)
>>OR with Base Indexed Addressing
                                      (orx)
_____
15 __13_____10_____7____5__
|0|1| |0|1|1| |d|s|t| |1|0| |s|r|c1| |s|r|c2|
               IMMEDIATE
orx Ra, 10( Rb, Rc)
MAB <- PC
               (tbP<-1,wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
R <- MDB
               (tbDB<-1, wR<-1)
T < - R + Rb
               (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
               (tbD3<-1, wR<-1)
R <- Ra
               (tbD2<-1, wR<-1)
Ra <- R | MDB
               (tbMDB<-1, tbA<-1, wD<-1)
PC <- PC+1
               (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>OR with Memory Indirect Addressing
                                      (orn)
   13 10 7
|0|1| |0|1|1| |d|s|t| |1|1| |s|r|c1| |s|r|c2|
               IMMEDIATE
orn Ra, @10( Rb, Rc)
MAB <- PC
               (tbP<-1,wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
R <- MDB
               (tbDB<-1, wR<-1)
T < - R + Rb
               (tbD2<-1, tbA<-1, wT<-1)
R <- Rc
               (tbD3<-1, wR<-1)
MAB < - T + R
               (tbT<-1, tbA<-1, wMAB<-1)
MDB <- M[MAB]
               (wMDB < -1)
               (tbMDB<-1, tbB<-1, wMAB<-1)
MAB <- MDB
MDB <- M[MAB]
               (wMDB < -1)
R <- Ra
               (tbD2<-1, wR<-1)
Ra \leftarrow R \mid MDB \quad (tbMDB \leftarrow 1, tbA \leftarrow 1, wD \leftarrow 1)
PC <- PC+1
               (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Compare
```

```
|0|1| |1|0|0| |||| ||| ||| |r|e|g|
       : Indicates the register to be compared
reg
***************
* JUMP INSTRUCTIONS
                              [op-code : 10] *
*****************
15___13____10___7_
15___13___10__7__5__2_0
|1|0| |t|y|p| |||| ||| ||| |||
    : Specifies the type of jump to be executed
                                     (j)
>>Jump Uncoditionally
15 13 __10___7_
|1|0| |0|0|1| ||| ||| ||| ||| |||
    MEMORY ADDRESS
MAB <- PC
             (tbP<-1, wMAB<-1)
MDB <- M[MAB]
             (wMDB < -1)
PC <- MDB
               (tbMDB<-1, wPC<-1)
>>Jump on zero
                                     (jz)
  13 10 7
|1|0| |0|1|0| |||| ||| ||| ||| |||
        MEMORY ADDRESS
                              (tbP<-1, wMAB<-1)
MAB <- PC
MDB <- M[MAB]
                              (wMDB < -1)
if Z is true then PC <- MDB (tbMDB<-1, wPC<-1)
            else PC <- PC + 1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Jump on not zero
   13
             10
|1|0| |0|1|1| |||| ||| ||| |||
        MEMORY ADDRESS
MAB <- PC
                              (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                              (wMDB < -1)
if Z is false then PC <- MDB
                              (tbMDB<-1, wPC<-1)
```

```
else PC \leftarrow PC + 1 (tbP\leftarrow-1, P/M\leftarrow-1, tbM\leftarrow-1, wPC\leftarrow-1)
```

```
>>Jump on carry
                                    (jc)
15___13____10___7__5__
|1|0| |1|0|0| |||| ||| ||| |||
     MEMORY ADDRESS
----------
MAB <- PC
                             (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                             (wMDB < -1)
if C is true then PC <- MDB (tbMDB<-1, wPC<-1)
           else PC <- PC + 1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Jump on not carry
                                    (jnc)
15 13 _____10___7___5_
|1|0| |1|0|1| |||| ||| ||| |||
   MEMORY ADDRESS
MAB <- PC
                             (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                             (wMDB < -1)
if C is false then PC <- MDB (tbMDB<-1, wPC<-1)
            else PC <- PC + 1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Jump on minus
                                    (jm)
  13 10 7 5 2 0
|1\overline{|0}| |1|1|0| |||| ||| |||
     MEMORY ADDRESS
MAB <- PC
                             (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                             (wMDB < -1)
if M is true then PC <- MDB
                            (tbMDB<-1, wPC<-1)
           else PC <- PC + 1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
>>Jump on not minus
                                    (jnm)
  13 __10___7___5_
MEMORY ADDRESS
MAB <- PC
                             (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                             (wMDB < -1)
if M is false then PC <- MDB (tbMDB<-1, wPC<-1)
            else PC <- PC + 1 (tbP<-1, P/M<-1, tbM<-1, wPC<-1)
```

```
**************
               [op-code : 11] *
* SUBROUTINE CALL AND RETURN
*****************
```

```
15
  13
   ___10___7___5_
```

: Differentiates between a Subroutine call and return

lnk : The linking register

```
>>Jump and Link Instruction
                    (jal)
_____
```

```
10
```

```
MEMORY ADDRESS
```

jal Ra, #100

```
R \leftarrow PC + 1
                 (tbP<-1, P/M'<-1, tbM<-1, wR<-1)
Ra <- R
                 (wD < -1)
MAB <- PC
                 (tbP<-1, wMAB<-1)
MDB <- M[MAB]
                (wMDB < -1)
T <- PC
                 (tbP<-1, wT<-1)
R <- T
                 (tbT<-1, wR<-1)
T < -R + MDB
                 (tbMDB<-1, tbA<-1, wT<-1)
PC <- T
                 (tbT<-1, wPC<-1)
```

```
>>Return Instruction
                   (jr)
______
```

```
15 13
           10 7
|1|1| |1||| |||| ||| ||| ||| |l|n|k|
```

jr Rc

```
(tbD3<-1, tbB<-1, wMAB<-1)
MAB <- Rc
MDB <- M[MAB]
               (wMDB < -1)
PC <- MDB
                (tbMDB<-1, wPC<-1)
```