
INPUT
F/H_
STEP_
DIR_
ENABLE_
CONN-SIL4
OUTPUT
VS/A
VS/B
VS/C
VS/D
VS/E
CONN-SIL5
U7
U8
U9
U10
PC817
R22
R23
R24
R25
1k
X1
20MHz
C7
22
C6
22
U1
PIC16F876A
OSC1/CLKIN
OSC2/CLKOUT
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RA4/T0CKI/C1OUT
RA5/AN4/SS/C2OUT
RC0/T1OSO/T1CKI
MCLR/Vpp/THV
RC1/T1OSI/CCP2
RC2/CCP1
RC3/SCK/SCL
RC4/SDI/SDA
RC5/SDO
RC6/TX/CK
RC7/RX/DT
RB0/INT
RB1
RB2
RB3/PGM
RB4
RB5
RB6/PGC
RB7/PGD
R1
10k
R26
RWD
CONN-SIL2
R27
FWD
DC_5V
C8
10uF
DC_24V
C9
10uF
C10
104
C11
100n
C12
104
C14
104
C13
100n
C15
104
C16
104
C18
104
C17
104
IR2101
U4
U5
U2
U3
U6
HIN
LIN
V+
COM
VB
HO
VS
LO
C3
C4
C1
C2
C5
10uF
D7
D8
D9
D10
D11
D1
D2
D3
D4
D5
D6
D12
D13
D14
D15
1N4148
R10
R11
R12
R13
R14
R15
R16
R17
R4
R5
R6
R7
R2
R8
R3
R9
R18
R19
R20
R21
10R
10k
GND
MO1
MO2
MO3
MO4
MO5
H/C_G
L/C_G
VS/C
H/B_G
L/B_G
VS/B
H/A_G
L/A_G
VS/A
H/D_G
L/D_G
VS/D
H/E_G
L/E_G
VS/E
FILE NAME: 5 PHASE.pdsprj
DESIGN TITLE: 5_PHASE_STEPPER_
PATH: C:\Users\Arif\Desktop\5 PHASE STEEPER\5 PHASE.pdsprj
BY: A.B.M.ARIF.
REV:@REV
BOARD: @BOARD
DATE: 24/05/2026
PAGE: 1 of 1
TIME: 16:16:13