INPUT
F/H_ 1
STEP_ 2
DIR_ 3
ENABLE_ 4
CONN-SIL4

OUTPUT
VS/A 1
VS/B 2
VS/C 3
VS/D 4
VS/E 5
CONN-SIL5

U7 PC817 (1 F/H_, 2 GND_2, 3 K, 4 A, C, E) — F/H — R22 1k
U8 PC817 (1 STEP_, 2 K, 3 E, 4 A, C) — STEP — R23 1k
U9 PC817 (1 DIR_, 2 K, 3 E, 4 A, C) — DIR — R24 1k
U10 PC817 (1 ENABLE_, 2 K, 3 E, 4 A, C) — ENABLE — R25 1k

X1 20MHz — X2, X1 — C7 22, C6 22

U1 PIC16F876A
X1 9 — OSC1/CLKIN
X2 10 — OSC2/CLKOUT
F/H 2 — RA0/AN0
STEP 3 — RA1/AN1
DIR 4 — RA2/AN2/VREF-/CVREF
ENABLE 5 — RA3/AN3/VREF+
6 — RA4/T0CKI/C1OUT
7 — RA5/AN4/SS/C2OUT
RB0/INT 21 — C-
RB1 22 — C
RB2 23
RB3/PGM 24
RB4 25 — B-
RB5 26 — B
RB6/PGC 27 — A-
RB7/PGD 28 — A
RC0/T1OSO/T1CKI 11
RC1/T1OSI/CCP2 12 — FWD
RC2/CCP1 13 — RWD
RC3/SCK/SCL 14 — E-
RC4/SDI/SDA 15 — D-
RC5/SDO 16 — D
RC6/TX/CK 17 — E
MCLR/Vpp/THV 1 — R1 10k
RC7/RX/DT 18

R26 10k — RWD — CONN-SIL2
R27 10k — FWD — CONN-SIL2

DC_5V — CONN-SIL2 — C8 10uF

DC_24V — CONN-SIL2 — C9 10uF, C10 104, C11 100n, C12 104, C14 104, C13 100n, C15 104, C16 104, C18 104, C17 104

U4 IR2101 (HIN, V+, VB, HO, VS, LIN, COM, LO)
C, C- — D7, D8 1N4148 — C3 10uF — R10 10R — R12 10k — R11 10R — R13 10k — D9 1N4148
H/C_G, VS/C, L/C_G, L/C_G — GND
MO3: H/C_G, VS/C, L/C_G

U5 IR2101
D, D- — D10, D11 1N4148 — C4 10uF — R14 10R — R16 10k — R15 10R — R17 10k — D12 1N4148
H/D_G, VS/D, L/D_G — GND
MO4: H/D_G, VS/D, L/D_G

U2 IR2101
A, A- — D1, D2 1N4148 — C1 10uF — R4 10R — R6 10k — R5 10R — R7 10k — D3 1N4148
H/A_G, VS/A — GND
MO1: H/A_G, VS/A, L/A_G

U3 IR2101
B, B- — D4, D5 1N4148 — C2 10uF — R2 10R — R8 10k — R9 10k — D6 1N4148
H/B_G, VS/B, L/B_G — GND
MO2: H/B_G, VS/B, L/B_G

U6 IR2101
E, E- — D13, D14 1N4148 — C5 10uF — R18 10R — R20 10k — R19 10R — R21 10k — D15 1N4148
H/E_G, VS/E, L/E_G — GND
MO5: H/E_G, VS/D, VS/E, L/E_G

FILE NAME:	5 PHASE.pdsprj
DESIGN TITLE:	5_PHASE_STEPPER_
PATH:	C:\Users\Arif\Desktop\5 PHASE STEEPER\5 PHASE.pdsprj
BY:	A.B.M.ARIF.
REV:	@REV
BOARD:	@BOARD
DATE:	06/11/2026
PAGE:	1 of 1
TIME:	10:35 PM