SDLS136 - DECEMBER 1972 - REVISED MARCH 1988


- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:

Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations


• Logic Function Modes:

Exclusive-OR
Comparator
AND, NAND, OR, NOR
Plus Ten Other Logic Operations

SN54LS181, SN54S181 . . . J OR W PACKAGE SN74LS181, SN74S181 . . . DW OR N PACKAGE



SN54LS181, SN54S181 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CKAGE COUNT	CARRY METHOD
OF	USING 'LS181	USING 'S181	ARITHMETIC/	LOOK-AHEAD	BETWEEN
BITS	AND 'S182	AND 'S182	LOGIC UNITS	CARRY GENERATORS	ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

### description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

#### description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

٢	PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Γ	Active-low data (Table 1)	Ā <sub>0</sub>	B <sub>0</sub>	Ā <sub>1</sub>	B <sub>1</sub>	Ā <sub>2</sub>	B̄2	Ā3	Вз	F٥	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	Cn	Cn+4	P	G
Γ	Active-high data (Table 2)	A <sub>0</sub>	B <sub>0</sub>	A <sub>1</sub>	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	Аз	Вз	Fo	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	Cn	Cn+4	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with  $C_{n}=H$  when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

		ACTIVE-LOW DATA	ACTIVE-HIGH DATA
INPUT C <sub>n</sub>	OUTPUT Cn+4	(FIGURE 1)	(FIGURE 2)
Н	н	A ≥ B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C.


#### signal designations

In both Figures 1 and 2, the polarity indicators ( $\triangle$ ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

# logic symbols<sup>†</sup> and signal designations (active-low data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

## FIGURE 1 (USE WITH TABLE 1)

TABLE 1


	051.5				ACTIVE-LOW DA	TA
	SELE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
			60	LOGIC	Cn = L	Cn = H
S3	S2	S1	S0	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F=A	F = A MINUS 1	F = A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L	Н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	н	L	F = A + B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	$F = A + \overline{B}$	F = A + B	F = (A + B) PLUS 1
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	Н	F≈A⊕B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F=B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F=0	F = A PLUS A <sup>‡</sup>	F = A PLUS A PLUS 1
н	н	L	н	F ≈ AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	Н	н	Н	F = A	F = A	F = A PLUS 1

<sup>‡</sup>Each bit is shifted to the next more significant position.



SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

## logic symbols<sup>†</sup> and signal designations (active-high data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

#### FIGURE 2 (USE WITH TABLE 2)


TABLE 2

	CEL E	271051			ACTIVE-HIGH DA	TA
	SELE	CHON		M = H	M = L; ARITHM	ETIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = A	F = A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	н	L	F = AB	F = A + B	$F = (A + \overline{B}) PLUS 1$
L	L	н	н	F=0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	Н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L,	н	н	L	F = A (+) B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
н	L	н	н	F = AB	F = AB MINUS 1	F = AB
Н	Н	L	L	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	F = (A + B) PLUS A	$F = (A + \overline{B})$ PLUS A PLUS 1
н	н	Н	н	F = A	F = A MINUS 1	F = A

<sup>&</sup>lt;sup>†</sup> Each bit is shifted to the next more significant position.



## logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



# SN54LS181, SN54S181 SN74LS181, SN74S181

# **ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

absc	lute maximum ratings over recon	nm	ien	de	d o	pei	ati	ing	j fi	ree	-a	ir t	en	npe	era	tur	e ı	an	ıge	(1	ın	les	s c	otl	ner	w	ise	no	ted)
	Supply voltage, V <sub>CC</sub> (see Note 1) .																												7 V
	Input voltage																											. 5	5.5 V
	Interemitter voltage (see Note 2) .																											. 5	5.5 V
	Operating free-air temperature range:	SI	<b>V5</b> 4	ILS	18	1																			-5	5°	C t	o 1:	25°C
		SI	N74	ILS	18	1																				(	°C	to	70°C
	Storage temperature range																								-6	5°	C t	o 1	50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\bar{A}$  input in conjunction with inputs S2 or S3, and to each  $\vec{B}$  input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	SI	N54LS1	81	SI	174LS1	81	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-400			-400	μΑ
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	BABAI	METER	750	T CONDITIONS	+	Si	N54LS1	B1	Si	N74LS1	81	UNIT
	FARA	VIETER	123	or COMPITIONS	•	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	וואטן
$V_{IH}$	High-level in	put voltage				2			2			V
VIL	Low-level in	put voltage						0.7			0.8	V
VIK	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
Vон		utput voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA		2.5	3.4		2.7	3.4		٧
ЮН	High-level o	utput current, it only	V <sub>CC</sub> = MIN, V <sub>1L</sub> = V <sub>1L</sub> max,	***				100			100	μΑ
		A.H			IOL = 4 mA		0.25	0.4		0.25	0.4	
V	Low-level	All outputs	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 8 mA					0,35	0.5	
VOL	output	Output G	VIL = VIL max		I <sub>OL</sub> = 16 mA		0.47	0.7		0.47	0.7	٧
	voltage	Output P			I <sub>OL</sub> = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input			•			0.1		,	0.1	
1.	current at	Any A or Binput	VMAY	V E E V				0.3			0.3	
Ч	max, input	Any S input	V <sub>CC</sub> = MAX,	V   = 5.5 V				0.4			0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20			20	
1	input	Any A or B input	V <sub>CC</sub> = MAX,	V 27V				60			60	
11H	current	Any S input	ACC - MAY	V  - 2.7 V				80			80	μΑ
	Current	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
1	input	Any A or B input	V <sub>CC</sub> = MAX,	V. = 0.4 V				-1.2			-1.2	0
IIL	current	Any S input	VCC - WAA,	V   - 0,4 V				-1.6			-1.6	mA
	Current	Carry input						-2			-2	l
los		t output current, except A = B §	V <sub>CC</sub> = MAX			-6		-40	-5		-42	mA
lan	Supply curre	n.	Van = MAX	Son Note 2	Condition A		20	32		20	34	A
ICC	Supply curre	5111	V <sub>CC</sub> = MAX,	See Note 3	Condition B		21	35		21	37	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I<sub>CC</sub> is measured for the following conditions:

A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5 V, all other inputs are grounded.


# switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k $\Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH					18	27	ns
tPHL	C <sub>n</sub>	C <sub>n+4</sub>			13	20	ns
tPLH			M = 0 V, S0 = S3 = 4.5 V,		25	38	ns
tPHL_	Any $\overline{A}$ or $\overline{B}$	C <sub>n+4</sub>	S1 = S2 = 0 V (SUM mode)		25	38	115
tPLH .	Any $\overline{A}$ or $\overline{B}$		M = 0 V, S0 = S3 = 0 V		27	41	ns
<sup>t</sup> PHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		27	41	'''
tPLH	_	A =	M = 0 V		17	26	ns
tPHL	C <sub>n</sub>	Any F	(SUM or DIFF mode)		13	20	1 115
tPLH	4. 7. 5	G	M = 0 V, S0 = S3 = 4.5 V,		19	29	
tPHL	Any A or B	6	$S1 = S2 = 0 V (\overline{SUM} \text{ mode})$		15	23	ns
tPLH		Ğ	M = 0 V, S0 = S3 = 0 V,		21	32	
tPHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	ns
tPLH		Þ	M = 0 V, S0 = S3 = 4.5 V,		20	30	
tPHL	Any A or B		S1 = S2 = 0 V, (SUM mode)		20	30	ns
tPLH		Ē	M = 0 V, S0 = S3 = 0 V,		20	30	ns
tPHL	Any $\overline{A}$ or $\overline{B}$		S1 = S2 = 4.5 V (DIFF mode)		22	33	] ""
tPLH	$\overline{A}_i$ or $\overline{B}_i$	Fi	M = 0 V, S0 = S3 = 4.5 V,		21	32	ns
tPHL	Aj or Bj	'i	S1 = S2 = 0 V (SUM mode)		13	20	113
tPLH	T - 5	-	M = 0 V, S0 = S3 = 0 V,		21	32	ns
tPHL	Ā <sub>i</sub> or B <sub>i</sub>	Fi	S1 = S2 = 4.5 V (DIFF mode)		21	32	1 "
tPLH	Ā; or B;	F <sub>i</sub>	M = 4.5 V (logic mode)		22	33	ns
tPHL	A; or B;	Fi	IVI - 4.5 V (togic mode)		26	38	] '' <b>'</b>
tPLH	Anu 7 os 7	A = B	M = 0 V, S0 = S3 = 0 V,	1	33	50	ns
tPHL	Any A or B	A - B	S1 = S2 = 4.5 V (DIFF mode)		41	62	] ''3


<sup>†</sup>tpLH = propagation delay time, low-to-high-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

## schematics of inputs and outputs







tpHL = propagation delay time, high-to-low-level output

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																	7 V
Input voltage																	5.5 V
Interemitter voltage (see Note 2)																	5.5 V
Operating free-air temperature: SN54S181	1												-5	55°	C 1	to	125°C
SN74S181	1													(	) C	) to	70°C
Storage temperature range													-6	3 <b>5</b> °	,C	to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

## recommended operating conditions

	S	N54S18	31	5	N74S18	31	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	ONT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-1			-1	mA
Low-level output current, IOI			20			20	mΑ
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					+	S	N54S18	31	S	N74S18	31	UNIT
	PARAN	METER	TE	ST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level in	put voltage				2			2			V
VIL	Low-level in	put voltage						0.8			0.8	٧
VIK	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			_	-1.2			-1.2	٧
	High-level or	utput voltage,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,		2.5	3.4		2.7	3.4		V
VOH	any output	except A = B	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -1 mA		2.5	3.4		2.7	3.4		
	High-level or	utput current,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,				250			250	μА
ЮН	A = B outpu	t only	$V_{1L} = 0.8 V$ ,	V <sub>OH</sub> = 5.5 V				250			230	μ
			V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,				0.5			0.5	v
VOL	Low-level or	utput voltage	V <sub>IL</sub> = 0.8 V,	$I_{OL}$ = 20 mA				0.5				
	Input currer	nt at	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
Ц	maximum ir	nput voltage	VCC - WAX,	V  - 5.5 V								
	111-6 ()	Mode input						50			50	ļ
1	High-level	Any A or B input	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.5 V				150			150	μА
ΉН	input	Any S input	VCC - MAA,	V  - 2.5 V				200			200	
	current	Carry input						250			250	
	Low-level	Mode input						-2			-2	4
		Any A or B input	V <sub>CC</sub> = MAX,	V. = 0.5 V				-6			-6	J mA
IIL	input	Any S input	VCC - WAA,	V   0.5 V				-8			-8	1
	current	Carry input						-10			-10	
los	Short-circui	t output current,	V <sub>CC</sub> = MAX			-40		-100	-40		100	mA
los	any output	except A = B §	* CC = WAX						-			
			V <sub>CC</sub> = MAX,	$T_A = 125^{\circ}C$ ,	W package			195	1			
Icc	Supply curr	ent	See Note 3		only							mA
			V <sub>CC</sub> = MAX,	See Note 3	All packages		120	220		120	220	<u> </u>

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 3: I<sub>CC</sub> is measured for the following conditions (the typical and maximum values apply to both):

A. So through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988


# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (C<sub>L</sub> = 15 pF, R<sub>L</sub> = 280 $\Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	0	6			7	10.5	ns	
<sup>t</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>			7	10.5		
tPLH	Any Ā or B	C	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns	
tPHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 0 V (SUM mode)		12.5	18.5		
tPLH	Any Ā or B	C	M = 0 V, S0 = S3 = 0 V,		15.5	23	ns	
tPHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		15.5	23 12		
tPLH	C	Cn Any F M = 0 V						
tPHL	C <sub>n</sub>	Any P	(SUM or DIFF mode)		7	12	ns	
tPLH .	4 7 5	G	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns	
tPHL	Any $\overline{A}$ or $\overline{B}$	G	S1 = S2 = 0 V (SUM mode)		7.5	12	]	
tPLH		$\sqrt{A}$ or $\overline{B}$ $\overline{G}$ $M = 0 \text{ V}, \text{ SO} = \text{S3} = 0 \text{ V},$			10.5	15	ns	
tPHL	Any Ā or B	G	S1 = S2 = 4.5 V (DIFF mode)		10.5	15		
tPLH		Any $\vec{A}$ or $\vec{B}$ $\vec{P}$ $M = 0 \text{ V}$ , $S0 = S3 = 4.5 \text{ V}$ ,			7.5	12	ns	
tPHL	Any A or B		$S1 = S2 = 0 V (\overline{SUM} \text{ mode})$		7.5	12	<u> </u>	
tPLH	A A B	Ŧ	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns	
tPHL	Any Ā or B		S1 = S2 = 4.5 V (DIFF mode)		10.5	15		
tPLH	T =	or $\overline{B}_i$ $\overline{F}_i$ $M = 0 \text{ V}, \text{ SO} = \text{S3} = 4.5 \text{ V},$		11	16.5	ns		
tPHL	A <sub>i</sub> or B <sub>i</sub>	ri	$S1 = S2 = 0 V (\overline{SUM} \text{ mode})$		11	16.5	7 '''	
tPLH		_	M = 0 V, S0 = S3 = 0 V,		14	20	ns	
tPHL	$\overline{A_i}$ or $\overline{B_i}$	F;	A; or B; S1 = S2 = 4.5 V (DII	S1 = S2 = 4.5 V (DIFF mode)		14	22	
tPLH			M = 4.5 V (logic mode)		14	20	ns	
tPHL	Ā <sub>i</sub> or $\overline{B}_i$	F <sub>i</sub>	WI = 4.5 V (logic mode)		14	22	] ''3	
tPLH			M = 0 V, S0 = S3 = 0 V,		15	23	ns	
tPHL	Any A or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		20	30	7 ''3	


 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

## schematics of inputs and outputs







tpHL = propagation delay time, high-to-low-level output

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

#### PARAMETER MEASUREMENT INFORMATION

#### **SUM MODE TEST TABLE**

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

		OTHER	INDLIT						
PARAMETER UNDER TEST	UNDER	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT WAVEFORM		
		APPLY	APPLY	APPLY	APPLY	TEST	(See Note 4)		
	4.5 V	GND	4.5 V	GND					
tPLH	Āi	Β̄ <sub>i</sub>	None	Remaining	C <sub>n</sub>	F <sub>i</sub>	In-Phase		
tPHL				A and B	-11				
<sup>t</sup> PLH	B <sub>i</sub>	Āi	None	Remaining	C <sub>n</sub>	Ŧ;	In-Phase		
tPHL.	] "	- 4	110.110	A and B					
<sup>t</sup> PLH	Āį	Bi	None	None	Remaining	P	In-Phase		
tPHL.	1 ~'	"	140116	1,10,110	A and B, C <sub>n</sub>	<u> </u>			
tPLH	<u> </u>	B <sub>i</sub>	Āį	None	None	Remaining	Þ	In-Phase	
tPHL	1 "	^'	''••	1105	A and B, C <sub>n</sub>				
<sup>†</sup> PLH	Āi	None	Bi	Remaining	Remaining	G	In-Phase		
tPHL.	] "	140	"	B	Ā, C <sub>n</sub>				
tPLH	B <sub>i</sub>	None	Āį	Remaining	Remaining	G	In-Phase		
tPHL	1 "	140116	. ~	B	Ā, C <sub>n</sub>	_			
tPLH	Cn	None	None	All	AII	Any F	In-Phase		
tPHL	1 <sup>o</sup> n	1,43116	1,500	Ā	B	or Cn+4			
tPLH	Āi	None	None B <sub>i</sub>	Remaining	Remaining	Cn+4	Out-of-Phase		
tPHL	] "'	140116	-	B	Ã, C <sub>n</sub>	-,1174			
<sup>t</sup> PLH	Bi	None	Āį	Remaining	Remaining	C <sub>n+4</sub>	Out-of-Phase		
tPHL.	1 "	"	"	1,10116	1	B	Ā, C <sub>n</sub>	-1174	

#### DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

					, 00 - 00 -		
PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT WAVEFORM
		APPLY	APPLY	APPLY	APPLY	TEST	(See Note 4)
		4.5 V	GND	4.5 V	GND	1691	(266 14016 4)
tPLH	Ā;	None	B;	Remaining	Remaining	Fi	In-Phase
tpHL.	Ai .	None	Pi	Ā	B, C <sub>n</sub>		
tPLH .	B,	Āi	None	Remaining	Remaining	F;	Out-of-Phase
tPHL.	,		IVONE	Ā	B, C <sub>n</sub>	''	
<sup>t</sup> PLH	Āi	None	₿ <sub>i</sub>	None	Remaining	P	In-Phase
tPHL .	<b>'</b> '	MOUR	, s	None	A and B, C <sub>n</sub>		
<sup>t</sup> PLH	=	B <sub>i</sub> A <sub>i</sub> None None	Remaining	ē	Out-of-Phase		
<sup>t</sup> PHL	Ē₁	^'	140116	None	A and B, C <sub>n</sub>	<u>'</u>	Out-or-mase
<sup>t</sup> PLH	Āi	Bi	None	None	Remaining	G	In-Phase
tPHL					A and B, C <sub>n</sub>		
tPLH .	Bi	None	Āi	None	Remaining	G	Out-of-Phase
<sup>t</sup> PHL	P'	IAOUA	^'	140116	A and B, C <sub>n</sub>		
tPLH .	Ā,	None	None B <sub>i</sub>	Remaining	Remaining	A = B	In-Phase
tPHL.	1 ~'	HOUSE	"	Ā	⊞, C <sub>n</sub>		
₹PLH	<u>B</u> ;	Āį	None	Remaining	Remaining	A = B	Out-of Phase
tPHL	1 %	^'	140,16	Ā	B, C <sub>n</sub>		
<sup>†</sup> PLH	C <sub>n</sub>	None	None	All A and B	None	C <sub>n+4</sub> or any F	In-Phase
<sup>t</sup> PHL		ITOILE	140116				
tPLH .	Āį	B <sub>i</sub>	None	None	Remaining	C <sub>n+4</sub>	Out-of-Phase
t <sub>PHL</sub>	7'	Di .			Ā, B, C <sub>n</sub>		
<sup>t</sup> PLH	B <sub>i</sub>	None	Āi	None	Remaining	C <sub>n+4</sub>	In -Phase
tPHL.	1 -				A, B, C <sub>n</sub>		

# LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

	INPUT	OTHER INPUT		OTHER DATA INPUTS		OUTPUT	OUTPUT WAVEFORM	
PARAMETER	UNDER	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
<sup>t</sup> PLH <sup>t</sup> PHL	Āi	Bi	None	None	Remaining Ā and B, C <sub>n</sub>	ř,	Out-of-Phase	
<sup>t</sup> PLH <sup>t</sup> PHL	B <sub>i</sub>	Āį	None	None	Remaining A and B, C <sub>n</sub>	Fi	Out-of-Phase	

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated