




**Table 3.2** Interpretation of four-bit signed integers.

<b>Sign and magnitude</b>	<b>1's complement</b>	<b>2's complement</b>
0111	+7	+7
0110	+6	+6
0101	+5	+5
0100	+4	+4
0011	+3	+3
0010	+2	+2
0001	+1	+1
0000	+0	+0
1000	-0	-8
1001	-1	-7
1010	-2	-6
1011	-3	-5
1100	-4	-4
1101	-5	-3
1110	-6	-2
1111	-7	-1



-Operations in assembly language

code	operation	context
00	mv Rx,Ry	-Copy contents of Ry into Rx, Rx $\leftarrow [Ry]$
01	mvx Rx, #D	-Initialize Rx with some data
10	add Rx,Ry	-Rx $\leftarrow [Rx] + [Ry]$
11	sub Rx,Ry	Rx $\leftarrow [Rx] - [Ry]$

**Fast Carry Adders:**

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i \\ = x_i y_i + (x_i + y_i) c_i = g_i + p_i c_i$$

$$g_i = x_i y_i \quad p_i = x_i + y_i$$

Value	Power: $2^n, n=$
1	1
2	2
4	3
8	4
16	5
32	6
64	7
128	8
256	9
512	10
1024	11
2048	12

Encode IR using 8 bits:  $\begin{array}{|c|c|c|c|c|c|c|c|} \hline I & I & x & x & x & y & y & y \\ \hline \end{array}$   
operator register register  
code x y

eg. copy content of R<sub>4</sub> into R<sub>2</sub> = MV R<sub>2</sub>, R<sub>4</sub>  $\Rightarrow$  00 010 100  
no: 2  
initialize R<sub>3</sub> with 7 = MVI R<sub>3</sub>, #7  $\Rightarrow$  01 011 ddd

we assume that data in D<sub>n</sub> next will be taken as 87.

$\Rightarrow$  MVI, MVi, are assembly language instructions

↳ the encoding of instructions are called Opcode (ic  $\begin{array}{|c|c|c|c|c|c|c|c|} \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \hline \end{array}$ )

Assembly tool will parse the opcodes and produce the machine code.

Execution of instructions

Instruction	T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>
mV	LTR	Sel=R <sub>y</sub> LR <sub>x</sub> =1 Done		
MVI	LIR	Sel=D <sub>n</sub> LR <sub>x</sub> =1 Done=1		
add	LIR	Sel=L <sub>x</sub> LA=1 LG=1; Add/Sub=0; Done=1	Sel=R <sub>y</sub> Sel=G	
sub	LIR	Sel=L <sub>x</sub> LA=1 LG=1; Add/Sub=1; Done=1	Sel=R <sub>y</sub> Sel=G	

**Minimizing State Machines:**

Split into First Partition: P1=ABCDEFG

Partition by Output P2 = (ABD)(CEFG)

Make sure that the 1's next state and 0's next state go to the same partition.

Split the First partition into more partitions until they all go to the same partitions.

**Two's complement:**

1. Invert the numbers
2. Add one

**Shannon's Theorem:**

$$f = \bar{x}\bar{y}z + \bar{x}zw + x\bar{z}w + xy\bar{z}$$

$$f = \bar{x}(\bar{y}z + wz) + x(y\bar{z} + \bar{w}z)$$

$$f_x = z(\bar{y} + w) \quad f_x = \bar{z}(y + \bar{w})$$

$x$  is the control for the multiplexer, as is  $z$

Another method for  $xf_x$  and  $\bar{x}f_x$ :

$$f_x = \text{Set all } x = 1, \bar{x} = 0$$

$$\bar{f}_x = \text{Set all } x = 0, \bar{x} = 1$$

**Timing Analysis:**

Min clock period: Critical Path timing

$$t_{min} = t_{cq} + t_{AND} + t_{OR} + t_{NOT} + t_{su}$$

Hold time for Flip-Flops: Shortest Path timing

-Make sure shortest path  $\geq$  hold time

$$f_{max} = \frac{1}{T_{min}}$$

Clock Skew:  $T_{newmin} + \Delta = T_{min}$


Max  $\Delta = T_{shortest} - T_{hold}$

$t_{su}$  - Time data must be stable before clock edge

$t_h$  - Time data must be stable after clock edge

$t_{cq}$  - Time from clock edge to when output Q is stable

$t_{cq}$  is for exiting from FF and  $t_{su}$  is for entering FF



Hierarchical Carry-Lookahead Adder