Email (karu@cs.wisc.edu) any bugs/typos you find. 1 course point (on 100) for genuine bugs; cumulative (including above) no more than 5 for a student.

## Verilog Cheat Sheet (version 0.8) for CS552 - Fall 2020

```
c) Procedural assign (blocking = or non-blocking <=)
I) Literals
<size >'<base><number>
                                                                           reg result;
All of the following are the same:
                                                                           reg err;
    8'b10101111
                                                                           always @(s or A or B)
    8'hAF
                                                                           begin
    {4'hA,4'b1111}
                                                                                casex(s)
    {4'hA,{4{1'b1}}}
                                                                                   1'b1:
                                                                                       begin
II) Module declaration
                                                                                          result = A;
//Rule: Use separate file for each module (Filename should be
                                                                                           err = 1'b0;
module_name.v):
                                                                                       end
    module module name (A, B, C);
                                                                                   1'b0:
         input A; // Inputs to the module
                                                                                       begin
         input [2:0] B; //Convention: one per line
                                                                                           result = B;
         output C; // Output of the module
                                                                                           err = 1'b0;
                                                                                       end
    endmodule
                                                                                   default:
                                                                                       begin
III)Module instantiation
                                                                                           result = 1'bx;
//In file outer module.v
                                                                                           err = 1'b1;
    module outer_module (in1, in2, out);
                                                                                       end
         input in1;
                                                                                endcase
         input [2:0] in2;
                                                                           end
         output out;
                                                                      //result, err – must always be reg (refer above).
         module_name md (.A(in1), .B(in2), .C(out));
                                                                      //s, A, B – can be wire or reg
     endmodule
                                                                      VII) parameter
//Rule: Use port mapping. The port A of module module_name is
                                                                      - Parameterized module definition (in register.v)
connected to wire in1 in module outer_module.
                                                                           module register(out, in, wr en, clk, rst);
                                                                                parameter WIDTH = 1;
IV) wire vs reg
                                                                                output [WIDTH-1:0] out;
a) Rules for usage within module
                                                                                input [WIDTH-1:0] in;
    - LHS of "continuous assign" should be a wire ___ | See also VI
                                                                                input wr en;
    - LHS of "procedural assign" should be reg.
                                                                                input clk;
b) Rules for ports
                                                                                input rst;
    - Ports are by default of type wire (you can override this by declaring
                                                                                dff_en bits[WIDTH-1:0] (
it as reg)
                                                                                  .q(out),
    - Input ports cannot be declared as reg (Input ports are always wires)
                                                                                  .d(in),
    - Output ports can be either reg or wire
                                                                                  .en(wr_en),
c) Rules for connecting ports while instantiating
                                                                                  .clk(clk),
    - When instantiating a module, an output port should be connected to
                                                                                  .rst(rst)
a wire (cannot be connected to reg)
                                                                                );//dff_en should instantiate the provided dff.v module
    - When instantiating a module, an input port can be connected to
either a reg or a wire
                                                                      - Instantiating a parameterized module: with default value of the parameter
                                                                           register r0 (.....);
V) Sequential logic
                                                                      - Instantiating a parameterized module: override the default value
    - Rule: To create a flip-flop, instantiate the provided dff.v module.
                                                                           register #(32) r1 (.....);
    - Rule: Do not code sequential logic in any other way.
                                                                           register #(1) r2 (.....);
    dff d0 (
         .q(flop_out),
                                                                      VIII)Array instantiation
         .d(flop_in),
                                                                      The dff instantiation in the example above is an array instantiation. It
         .rst(reset),
                                                                      instantiates many flops with names bits[0], bits[1], .... bits[n]. Note how
         .clk(clock)
                                                                      the wire 'out' is split across many different instances. Also, the wire
    );
                                                                      'wr_en' is connected to multiple ports (one each of each instantiation).
VI) Combinational logic
                                                                      IX) define
a) Instantiate the provided logic gates (course webpage)
                                                                      - Keep defines in a separate file (modname_config.v):
b) assign statement (Continuous assign)
                                                                                 define LAST_VALUE 4'b1010
    wire result;
                                                                                define WIDTH 4
    assign result = s ? A : B;
//result – must always be wire (refer above)
//s, A, B – can be wire or reg
```

Email (karu@cs.wisc.edu) any bugs/typos you find. 1 course point (on 100) for genuine bugs; cumulative (including above) no more than 5 for a student.

# Verilog Cheat Sheet (version 0.8) for CS552 - Fall 2020

- Include the above file in verilog file (modname.v):
 `include "modname\_config.v"
 module modname(.....);
 ......
 wire [`WIDTH-1:0] carry;
 assign wire = ~carry & `LAST\_VALUE;
 ......

#### X) Allowed keywords

endmodule

assign, module, endmodule, input, output, wire, define, parameter

#### XI) Keywords allowed with stipulations

case, casex, reg, always, begin, end a) case, casex:

- Have items for all possible combinations. Use default and err should
  - All outputs of case statement should be assigned in all case items.
- All nets used in RHS of all assigns within case statement and all nets used as the compare value in case statement should be specified in the sensitivity list.

b) reg:

- Can only be used to specify outputs of case/casex statement. c) always, begin, end:
  - Can only be used to introduce case/casex statement.

### XII) Allowed Operators:

\*In list below, shift operators should have the second argument as constant. (x<<4 is allowed whereas x<<y is not allowed)

Inversion ~m Bitwise AND m & n Bitwise OR m|n $m^n$ Bitwise XOR Bitwose XNOR m~^n &m ReductionAND ~&m Reduction NAND m Reduction OR Reduction NOR ~|m ^m Reduction NOR Reduction XNOR ~^m Equality m==nInequailty m!=nIdentity m===n

m!==n Not Identical
m << const Shift left by const bits
m >> const Shift right by const bits

### XIII) Testing your design

a) Design file template to be provided for HW2-HW6 and for the project (in file foo.v);

```
module foo (in, out, clk, rst, err);
...
endmodule
```

```
b) _hier.v file to be provided for HW2-HW6 and for the project.
(foo_hier.v):
    module foo_hier ( in, out )
        ...
    clkrst c0( .clk(clk), .rst(rst), .err(err) );
    foo f0 ( .out(out), .in(in), .clk(clk),
        .rst(rst), .err(err) );
endmodule
```

c) The testbench \_hier\_bench.v file to be developed and submitted by the student (foo\_hier\_bench.v)

```
module foo_hier_bench;
   foo_hier f0 (....);
   ...
endmodule
```

### XIV) Scripts

a) Verilog rules check script (Not foolproof)vcheck-all.sh

b) Name convention check script: name-convention-check

c) Command line verilog simulation script: wsrun.pl foo\_hier\_bench \*.v wsrun.pl -wave foo\_hier\_bench \*.v

d) Synthesis script:

```
synth.pl-cmd=synth -type=other -top=foo -opt=yes -
file=foo.v,foo_submodule1.v,foo_submodule2.v
```

#### XV) Submission rules

HW2-HW6 and project submissions require absolute compliance with guidelines. Here is how you can do almost everything right, but still score ZERO:

- By tampering with the provided template for foo.v and/or foo hier.v
- By not submitting the provided testbench components foo\_hier.v file and clkrst.v along with the other verilog files.
- By not submitting the other provided modules like dff.v, not1.v, nand3.v etc. which are required to compile your design.
- By submitting a tar file with a directory structure not matching the guidelines.

(eg, if you have a wrapper directory over hw1\_1, hw1\_2 and hw1\_3) (eg, if your verilog files are located within subdirectories inside hw1\_1) (eg, if you submit hw1\_1, hw2\_2, hw3\_3 when you are asked to submit hw1\_1, hw1\_2 and hw1\_3)

- By submitting .tar.gz or .zip when you are asked to submit .tar
- By not running vcheck on verilog files or by not checking the results after running the script.
- By not turning in .vcheck.out files for each .v file (except the testbench components and provided module.)
- By forgetting to click on the 'Submit' button in dropbox after clicking the 'Upload' button.

#### XVI) Modelsim waveform viewing/debugging cheats?

Course bonus points abound ©

Email (karu@cs.wisc.edu) any bugs/typos you find. I course point (on 100) for genuine bugs; cumulative (including above) no more than 5 for a student.

# Verilog Cheat Sheet (version 0.8) for CS552 - Fall 2020

```
3'b0_1_0:
Code example (dyser_stage.v)
`include "dyser_config.v"
                                                                           begin
// dff_rn is a d-flip-flop with negative reset
                                                                              ready_out
                                                                                            = 1'b0;
// dff_rne is a d-flip-flop with negative reset and enable
                                                                              data_en
                                                                                            = 1'b0;
                                                                              credit_out
                                                                                            = 1'b1;
module stage(
    /* inputs */
                                                                              err
                                                                                            = 1'b0;
    ready in, valid in, credit in, data in, clk, rst n,
                                                                           end
                                                                         3'b0_1_1:
    /* outputs */
    credit_out, data_out, valid_out, ready_out, err
                                                                           begin
                                                                                            = 1'b0;
                                                                              ready_out
                                                                              data_en
                                                                                            = 1'b1;
                                                                              credit_out
                                                                                            = 1'b1;
   parameter
                             ID = 0;
   parameter
                            EDGE = 0;
                                                                                            = 1'b0;
                                                                           end
                                                                         3'b0_0_0:
   input
                             ready_in;
                                                                           begin
   input
                             valid_in;
                                                                              ready out
                                                                                            = 1'b1;
   input
                             credit_in;
   input [`DATA_WIDTH:0]
                                                                              data_en
                                                                                            = 1'b0;
                             data_in;
                                                                              credit_out
                                                                                            = 1'b0;
   input
                             clk;
                                                                                            = 1'b0;
   input
                             rst_n;
                                                                           end
                                                                         3'b0_0_1:
                             credit_out;
   output
   output [`DATA_WIDTH:0]
                            data_out;
                                                                           begin
                                                                              ready_out
                                                                                            = 1'b1;
                             valid_out;
   output
                                                                              data_en
                                                                                            = 1'b0;
   output
                             ready_out;
                                                                              credit out
                                                                                            = 1'b0;
   output
                             err;
                                                                              err
                                                                                            = 1'b0;
                                                                           end
   // wires and reg
                                                                         3'b0_1_0:
   reg
                             credit_out;
                                                                           begin
                                                                              ready_out
                                                                                            = 1'b1;
                             data_en;
   reg
                                                                                            = 1'b0;
   reg [`DATA_WIDTH:0]
                             data;
                                                                              data en
                                                                              credit_out
                                                                                            = 1'b0;
                             valid:
   reg
                                                                                            = 1'b0;
                                                                              err
   reg
                             ready_out;
                                                                           end
   reg
                             state;
                                                                         3'b0_1_1:
                                                                           begin
   parameter CN
                   = 1'b0:
                                                                              ready_out
                                                                                            = 1'b1;
   parameter NR
                   = 1'b1;
                                                                                            = 1'b0;
                                                                              data en
                                                                              credit out
                                                                                            = 1'b0;
   // state + next state logic
                                                                                            = 1'b0;
   wire next state;
                                                                              err
                                                                           end
   dff_rn state_ff( .din(next_state), .q(state),
                      .rst_n(rst_n) );
                                                                         default:
   assign next_state = (state == CN) ? ready_in ? NR : CN :
                                                                           begin
                                                                              //$display("ERROR time: %d", $time );
                       /*state == NR*/ credit_in ? CN : NR;
                                                                              ready out
                                                                                            = 1'b0;
   // output logic (Mealy)
                                                                              data_en
                                                                                            = 1'b0;
                                                                              credit_out
                                                                                            = 1'b0;
   always @(state or credit_in or ready_in)
                                                                              err
                                                                                            = 1'b1;
     //always @(*)
                                                                           end
     case ({state,credit_in,ready_in})
                                                                       endcase
       //for state CN
       3'b0_0_0:
                                                                     // data and valid FF
         begin
                                                                     dff_rne_data_width data_ff( .din(data_in)
            ready_out
                          = 1'b0;
                          = 1'b0;
                                                                                                  .q(data)
            data en
                          = 1'b1;
                                                                                                  .en(data_en)
            credit_out
                                                                                                  .rst_n(rst_n));
                          = 1'b0:
            err
         end
                                                                     dff_rne valid_ff( .din(valid_in)
       3'b0_0_1:
                                                                                       .q(valid)
         begin
                          = 1'b0;
                                                                                        .en(data_en)
            ready_out
                          = 1'b1;
                                                                                       .rst_n(rst_n));
            data en
            credit_out
                          = 1'b1;
                                                                     assign data_out = data;
            err
                          = 1'h0:
                                                                     assign valid_out = valid;
         end
                                                                 endmodule
```