## 7.10 Datapaths

Datapaths are used in all standard processor and ASIC implementations to perform complex numerical computation or data manipulations.

A datapath consists of some temporary storage in addition to arithmetic, logic, and shift units.

Example: 
$$sum = \sum_{i=1}^{100} x_i$$


loop:

The selector selects either 0 or some outside data as the left operand for the ALU. The right operand for the ALU is always the content of the accumulator.

The accumulator is a shift register with a parallel load.


8	7	6	5	4	3	2	1	0
Input select		ALU controls			nift lues	Accum	nulator trols	Output enable

9-bit control word



Datapath schematic

## A more complex datapath



М	$S_1$	$S_0$	ALU operstions
0	0	0	Complement A
0	0	1	AND
0	1	0	XOR
0	1	1	OR
1	0	0	Decrement A
1	0	1	Add
1	1	0	Subtract
1	1	1	Increment A
1	1	1	Increment A

ALU operations

$S_2$	$S_1$	$S_0$	Shift operations
0	0	0	Pass
0	0	1	Pass
0	1	0	Not used
0	1	1	Not used
1	0	0	Shift left
1	0	1	Rotate left
1	1	0	Shift right
1	1	1	Rotate right

Shift operations

 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
In		Wr	ite			Re	ad			Re	ad			ALU			Shift		0
Е		add	ress		;	addre	ess A		8	ıddre	ss B		ope	eratio	ons	op	eratio	ons	Е

20-bit control word

Example: A one's counter that will count the number of 1's in an input data word and return the result after completion.

1. Data := input

2. Ocount := 0

3. Mask := 1

While Data  $\neq 0$  repeat

4. Temp := Data AND Mask

5. Ocount := Ocount + Temp

6. Data := Data  $\gg 1$ 

End while

7. Output := Ocount

R <sub>1</sub> :	Data
------------------	------

R<sub>2</sub>: Mask

R<sub>3</sub>: Ocount

R<sub>4</sub>: Temp

Algorithm for one's count

Register assignment

	Control words	IE	Write address	Read address A	Read Address B	ALU operation	Shifter operation	OE	
	1	1	$R_1$	X	X	X	X	0	
Γ	2	0	$R_3$	0	0	Add	Pass	0	
	3	0	$R_2$	0	X	Increment	Pass	0	
	4	0	$R_4$	$R_1$	$R_2$	AND	Pass	0	Rep
	5	0	$R_3$	$R_3$	$R_4$	Add	Pass	0	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\
	6	0	$R_1$	$R_1$	0	Add	Shift right	0	] '''
	7	0	None	$R_3$	0	Add	Pass	1	

Repeat While Data  $\neq 0$ 

Control words for one's counter

The one's-counter controller (FSM) has:


- Two input signals, *Start* and *Data* = 0, and one output signal, *Done*.
- Eight states
- On each clock cycle, the FSM will supply 20 control signals in the control word.

States	0.00	Start, Data=0						
States	$Q_2 Q_1 Q_0$	00	01	10	11			
$s_0$	000	000	000	0 0 1	001			
$s_1$	0 0 1	010	010	010	010			
$s_2$	010	0 1 1	0 1 1	0 1 1	0 1 1			
$s_3$	0 1 1	100	100	100	100			
$s_4$	100	101	101	101	101			
S <sub>5</sub>	101	110	110	110	110			
<i>s</i> <sub>6</sub>	110	100	1 1 1	100	1 1 1			
<i>S</i> <sub>7</sub>	111	000	000	000	000			

Next-state table

Q	Q <sub>next</sub>	D
0	0	0
0	1	1
1	0	0
1	1	1

D Flip-Flop excitation table



Using D flip-flops to implement the next-state table, the resulting implementation table is the same as the original next-state table.




Figure 7.29 (a) Karnaugh Map representation

$$\begin{split} Q_{2}(next) &= Q_{2}'Q_{1}Q_{0} + Q_{2}Q_{1}' + Q_{2}Q_{0}' \\ Q_{1}(next) &= Q_{1}'Q_{0} + Q_{2}'Q_{1}Q_{0}' + (Data = 0)Q_{1}Q_{0}' \\ Q_{0}(next) &= Q_{2}'Q_{1}Q_{0}' + Q_{2}Q_{1}'Q_{0}' + StartQ_{1}'Q_{0}' + (Data = 0)Q_{2}Q_{0}' \end{split}$$

Figure 7.29 (b) Next-state equations

Figure 7.30 (a) Output logic table

			Write address	Read address A	Read address B	ALU	Shifter	
State	$Q_2 Q_1 Q_0$	ΙE	$WA_2 WA_1 WA_0 WE$	$RA_2 RA_1 RA_0 RE$	$RB_2 RB_1 RB_0 RE$	$M S_1 S_0$	$S_2 S_1 S_0$	OE
$s_0$	000	0	XXX0	XXX0	XXX0	XXX	XXX	0
$s_1$	001	1	0 0 1 1	XXX0	X X X 0	XXX	XXX	0
$s_2$	010	0	0111	X X X 0	X X X 0	101	000	0
$s_3$	0 1 1	0	0101	XXX0	X X X 0	111	000	0
$s_4$	100	0	1001	0 0 1 1	0101	0 0 1	000	0
<i>S</i> <sub>5</sub>	101	0	0111	0111	1001	101	000	0
$s_6$	110	0	0 0 1 1	0 0 1 1	X X X 0	101	110	0
<i>S</i> <sub>7</sub>	111	0	XXX0	0111	X X X 0	101	000	1

Figure 7.30 (b) Output equations

$$\begin{split} IE &= Q_2' Q_1' Q_0 \\ WA_2 &= Q_1' Q_0' \\ WA_1 &= Q_2 Q_0 + Q_2' Q_1 \\ WA_0 &= Q_1' Q_0 + Q_1 Q_0' \\ WE &= Q_2 Q_1' + Q_2' Q_0 + Q_1 Q_0' \\ \end{split} \qquad \begin{array}{ll} RAA_2 &= 0 & RAB_2 &= Q_0 \\ RAA_1 &= Q_0 & RAB_1 &= Q_0' \\ RAA_0 &= 1 & RAB_0 &= 0 \\ REA &= Q_1 & REB &= Q_2 Q_1' \\ \end{array} \qquad \begin{array}{ll} S_0 &= 1 \\ S_2 &= S_1 &= Q_2 Q_1 Q_0' \\ S_0 &= 0 \\ OE &= Q_2 Q_1 Q_0 \end{split}$$

Example: Question 7.20: For the datapath in Figure 7.26, develop a field-insertion algorithm and control words for all the statements. Assume that the datapath is 8 bits wide and that the field-insertion algorithm inserts the four least-significant bits of the source word into the middle of the destination word: for example, your field-insertion algorithm should take two words,  $A=a_7a_6a_5a_4a_3a_2a_1a_0$  and  $B=b_7b_6b_5b_4b_3b_2b_1b_0$ , and generate the resultant word  $C=b_7b_6a_3a_2a_1a_0b_1b_0$  by replacing  $b_5b_4b_3b_2$  with  $a_3a_2a_1a_0$ .

## Solution:

Ctr	ΙE	Write	Read	Read	ALU	Shifter	OE	Comment	Pagistar content
words	IE	address	address A	address B	operation	operation	OE	Comment	Register content
1	1	$R_1$	X	X	X	X	0	Load A	$a_7a_6a_5a_4a_3a_2a_1a_0$
2	0	$R_1$	$R_1$	0	Add	Shift left	0	Shift left A 4 bits	$a_3a_2a_1a_00000$
3	0	$R_1$	$R_1$	0	Add	Shift left	0		
4	0	$R_1$	$R_1$	0	Add	Shift left	0		
5	0	$R_1$	$R_1$	0	Add	Shift left	0		
6	0	$R_1$	$R_1$	0	Add	Rotate right	0	Rotate right A 4 bits	$0000a_3a_2a_1a_0$
7	0	$R_1$	$R_1$	0	Add	Rotate right	0		
8	0	$R_1$	$R_1$	0	Add	Rotate right	0		
9	0	$R_1$	$R_1$	0	Add	Rotate right	0		
10	1	$R_2$	X	X	X	X	0	Load B	$b_7b_6b_5b_4b_3b_2b_1b_0$
11	0	$R_2$	$R_2$	0	Add	Rotate right	0	Rotate right B 2 bits	$b_1b_0b_7b_6b_5b_4b_3b_2$
12	0	$R_2$	$R_2$	0	Add	Rotate right	0		
13	0	$R_2$	$R_2$	0	Add	Shift right	0	Shift right B 4 bits	$0000b_1b_0b_7b_6$
13	0	$R_2$	$R_2$	0	Add	Shift right	0		
13	0	$R_2$	$R_2$	0	Add	Shift right	0		
13	0	$R_2$	$R_2$	0	Add	Shift right	0		
14	0	$R_2$	$R_2$	0	Add	Rotate left	0	Rotate left B 4 bits	$b_1b_0b_7b_60000$
15	0	$R_2$	$R_2$	0	Add	Rotate left	0		
16	0	$R_2$	$R_2$	0	Add	Rotate left	0		
17	0	$R_2$	$R_2$	0	Add	Rotate left	0		
18	0	$R_1$	$R_1$	$R_2$	OR	Pass	0	$A \leftarrow A \text{ OR } B$	$b_1b_0b_7b_6a_3a_2a_1a_0$
19	0	$R_1$	$R_1$	0	Add	Rotate left	0	Rotate left A 2 bits	$b_7b_6a_3a_2a_1a_0b_1b_0$
20	0	$R_1$	$R_1$	0	Add	Rotate left	0		
21	0	None	$R_1$	0	Add	Pass	1	Output A	

Control words for the field-insertion algorithm