









TRANSISTORS




transmission gate




ENCODER



DECODER



SRAM




ONE HOT

Present state	Next state	Output z
$y_2 y_1 y_0$	$w = 0 \quad w = 1$	z
001	001 010	0
010	001 100	0
100	001 100	1

$$Y_1 = \bar{w} \quad Y_3 = w \bar{Y}_1$$

$$Y_2 = w Y_1 \quad z = Y_3$$

MEALY



Present state	Next state	Output z
$w = 0 \quad w = 1$	$w = 0 \quad w = 1$	z
A	A B	0 1
B	A B	0 1


Figure 6.24 State table for the FSM in Figure 6.23.

Present state	Next state	Output
$w = 0 \quad w = 1$	$w = 0 \quad w = 1$	z
A	0 1	0 0
B	1 0	1 0







Figure 6.25 State-assigned table for the FSM in Figure 6.24.

TIMING ANALYSIS

$T_{min} = 1/F_{max}$
 $T_{min} = t_{QD} + 3(t_{setup}) + t_{xor} + t_{mux} = 6.4ns$
 $F_{max} = 1/6.4ns = 156.25MHz$
 $t_{QD} + t_{xor} = 0.8 + 1.2 = 2.0ns$. Since $2.0ns > t_h = 0.4ns$ there are no hold time violations.
WITH CLOCK SKEW:
 $t_{QD} + 3(t_{setup}) + t_{xor} + t_{mux} - t_{skew} = 6.4 - 1.5ns = 4.9ns$
 There is now a different critical path through the circuit
 $T_{min} = t_{QD} + 2(t_{AND}) + t_{xor} + t_{mux} = 5.2ns$
 $T_{min} = t_{QD} + t_{mux} - t_{skew}$
 $t_{QD} + t_{mux} < t_{skew}$



COUNTERS



mux2to1

```
module mux2to1(x, y, s, m);
input x; //select 0
input y; //select 1
input s; //select signal
output m; //output

//assign m = s & y | ~s & x;
// OR
assign m = s ? y : x;
endmodule
```

shift register

```
module ShiftReg(
input [3:0] D,
input Clock,
Resetn,
Loadn,
output SerialOut);
reg [3:0] Q;

always @(posedge Clock)
if (!Resetn)
Q <= 0;
else if (!Loadn)
Q <= D;
else begin
Q[0] <= 1'b1;
Q[1] <= Q[0];
Q[2] <= Q[1];
Q[3] <= Q[2];
end
assign SerialOut = Q[3];
endmodule
```

4 bit register

```
module reg4bit(D, Clock, Resetb,
Enable, Q);
input [3:0] D;
input Clock, Resetb, Enable;
output reg [3:0] Q;

always @(posedge Clock)
if (!Resetb)
Q <= 0;
else if (Enable)
Q <= D;
endmodule
```

rate divider

```
module rateDivider(input clock, input [25:0]
upperBound, output reg enable, output reg [25:0]
counter);
always @(posedge clock) begin
if (counter == 26'bx)
counter <= 26'b0;
else if (counter == upperBound) begin
enable = 1'b1;
counter <= 26'b0;
end
else begin
enable = 1'b0;
counter <= counter + 1;
end
end
endmodule
```

function select

```
module FunctionSelect(input [3:0] X, Y, input
[2:0] Sel, output reg [3:0] Fout);
wire [3:0] w1, w2;
ModA U1(.X(X), .Y(Y), .ModAout(w1));
ModB U2(.X(X), .Y(Y), .ModBout(w2));
always @(*)
case (Sel)
3'b000: Fout = w1;
3'b001: Fout = ~X;
3'b010: Fout = {X[3:2], Y[1:0]};
3'b011: Fout = w2;
3'b100: Fout = ~(X & Y);
default: Fout = 3'b000;
endcase // case (Sel)
endmodule // FunctionSelect
```

3 bit add

```
module adder(A, B, S, cin, cout);
input [2:0] A, B;
input cin;
output [2:0] Sum;
output cout;

wire [1:0] f_cout;

full_adder F0(cin, A[0], B[0], S[0], f_cout[0]);
F1(f_cout[0], A[1], B[1], S[1], f_cout[1]);
full_adder F2(f_cout[1], A[2], B[2], S[2], (cout));
endmodule
```

```
module serial_adder(A, B, Reset, Clock, Sum);
input [7:0] A, B;
input Reset, Clock;
output wire [7:0] Sum;
reg [3:0] Count;
reg s, y, Y;
wire [7:0] QA, QB;
parameter G = 1'b0, H = 1'b1;

shiftreg shift_A(.A, Reset, 1'b1, 1'b0, Clock, QA);
shiftreg shift_B(.B, Reset, 1'b1, 1'b0, Clock, QB);
shiftreg shift_Sum(.Sum, Reset, Run, s, Clock, Sum);

// Adder FSM
// Output and next state combinational circuit
always @(QA, QB, y)
case (y)
G: begin
s = QA[0] ^ QB[0];
if (QA[0] & QB[0]) Y = H;
else Y = G;
end
H: begin
s = QA[0] ^ QB[0];
if (~QA[0] & ~QB[0]) Y = G;
else Y = H;
end
default: Y = G;
endcase
endcase

// Sequential block
always @(posedge Clock)
if (Reset) Count = 8;
else if (Run) Count = Count - 1;
assign Run = Count;
endmodule
```

Figure 6.49 Verilog code for the serial adder

.do

```
vlib work
vlog mux.v
vsim mux
log {/*}
add wave {/*}
#signal names need to be in {} brackets
force {SW[0]} 0
force {SW[1]} 0
force {SW[9]} 0
run 10ns
```

```
module shiftreg(R, L, E, Clock, Q);
parameter n = 4;
input [n-1:0] R;
input L, E, Clock;
output reg [n-1:0] Q;
integer k;

always @(posedge Clock)
begin
if (L)
Q <= R;
else if (E)
begin
Q[n-1] <= w;
for (k = n-2; k >= 0; k = k-1)
Q[k] <= Q[k+1];
end
end
endmodule
```

Figure 5.60 A left-to-right shift register

```
module simple(Clock, Resetn, w, z);
input Clock, Resetn, w;
output z;
reg [2:1] y, Y;
parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;

// Define the next state combinational circuit
always @(w, y)
case (y)
A: if (w) Y = B;
else Y = A;
B: if (w) Y = C;
else Y = A;
C: if (w) Y = A;
else Y = B;
default: Y = 2'bxx;
endcase

// Define the sequential block
always @(negedge Resetn, posedge Clock)
if (Resetn == 0) y <= A;
else y <= Y;

// Define output
assign z = (y == C);
endmodule
```

Figure 6.29 Verilog code for the FSM in Figure 6.3.

BOOLEAN ALGEBRA

$$\begin{aligned}
 5a. x \cdot 0 &= 0 & 5b. x + 1 &= 1 \\
 6a. x \cdot 1 &= x & 6b. x + 0 &= x \\
 7a. x \cdot x &= x & 7b. x + x &= x \\
 8a. x \cdot \bar{x} &= 0 & 8b. x + \bar{x} &= 1 \\
 9. \overline{\overline{x}} &= x
 \end{aligned}$$

10a. $x \cdot y = y \cdot x$

11a. $x \cdot (y \cdot z) = (x \cdot y) \cdot z$

12a. $x \cdot (y + z) = x \cdot y + x \cdot z$

13a. $x + x \cdot y = x$

14a. $x \cdot y + x \cdot \bar{y} = x$

15a. $\overline{x \cdot y} = \bar{x} + \bar{y}$

16a. $x + \bar{x} \cdot y = x + y$

17a. $xy + yz + \bar{x}z = xy + \bar{x}z$

10b. $x + y = y + x$

11b. $x + (y + z) = (x + y) + z$

12b. $x + y \cdot z = (x + y) \cdot (x + z)$

13b. $x \cdot (x + y) = x$

14b. $(x + y) \cdot (x + \bar{y}) = x$

15b. $\bar{x} + \bar{y} = \overline{x \cdot y}$

16b. $x \cdot (\bar{x} + y) = x \cdot y$

17b. $(x + y)(y + z)(\bar{x} + z) = (x + y)(\bar{x} + z)$

commutative

associative

absorption


combining

DeMorgan's

covering

ADDERS

full adder



fast adder




Figure 3.15 The first two stages of a carry-lookahead adder.

$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$

$g_i = x_i y_i$

$c_{i+1} = x_i y_i + (x_i + y_i) c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$


$c_{i+1} = g_i + p_i c_i$

$c_{i+1} = g_i + p_i c_i$


$c_{i+1} = g_i + p_i c_i$

OTHER FLIP FLOPS AND REGISTERS


t flip flop



4 bit right shift register




4 bit parallel load shift register




~	1's complement
&	Bitwise AND
	Bitwise OR
^	Bitwise XOR
~ ^ or ^ ~	Bitwise XNOR

Shift	>>	Right shift
	<<	Left shift
Concatenation	{,}	Concatenation
Replication	{,}	Replication
Conditional	?:	Conditional


GATES AND LATCHES




BASIC (SR) LATCH

CAUTION: When $S = R = 1$ then $S = R = 0$, oscillation occurs


GATED SR LATCH




GATED D LATCH / D FLIP FLOP



NEG EDGE TRIGGERED D FLIP FLOP



POS EDGE TRIGGERED D FLIP FLOP



mod sim

vlib: set the working directory, where all the compiled Verilog goes, use vlib work

vlog: compiles Verilog modules to working directory, use vlog <filename>.v

vsim: starts vsim simulator, use vsim <filename>

log 2 signals: log (SigA, SigB)

add a wave to show two signals: add wave (SigA, SigB)

DE1_SoC.qsf file: maps port names in top-level module to pin numbers in the FPGA chip

FPGA: Field Programmable Gate Array, a prog. device for implementing digital circuits

latch is level sensitive, **flip flop** is edge-sensitive

Why is simulation important?

- shows design works before implementation
- makes debugging easier and faster
- in simulation you can see any logic signal, not just input and output
- you can see responses that cannot be observed in hardware